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Abstract
Abstract
Two important components of a grid connected power electronic converter are the
line filter and the closed loop current regulator. Together they are largely responsible
for system stability, power flow and power quality into the grid. For the line filter
there are generally two options. The L filter is a quite simple structure, but in
order to achieve good filtering it must be relatively large and expensive. The current
regulator for an L filter is typically a single loop PI or PR type controller. The
alternative is an LCL filter which is usually smaller and cheaper because of its third
order filtering capability. However the LCL filter has a resonance that must be
appropriately damped using either passive or active techniques, generating more
losses or adding complexity to the controller respectively.
Despite the widespread usage of digital microcontrollers in power electronics, the
development of current regulation and active damping controllers is still largely
performed using continuous time system models. It has been recently recognised
that the PWM transport delay due to discrete/digital implementations is the main
limiting factor for controller bandwidth in L filtered systems. However, despite
the large body of literature for the LCL filter, there is still only limited consensus
regarding the implications of PWM transport delay on the current regulator and
active damping controller for this type of filter.
This thesis applies discrete time models to these systems to overcome these
perceived limitations and hence develop the optimal controllers. This knowledge is
then used to enhance the current regulator to overcome further practical problems.
The first part of this thesis focuses on the development of discrete time current
regulation for a grid connected inverter. The benefits of discrete time modelling and
control for current regulation are demonstrated by using a discrete state feedback
controller for an L filter system. The controller overcomes the gain limitations of a
standard PI controller to enhance sinusoidal reference tracking. Further benefits are
demonstrated for a low pulse ratio PWM system, where discrete time state feedback
achieves a substantial increase in dynamic performance compared to a standard PR
controller.
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A precise discrete time model of the LCL filter system is then developed to exactly
identify the low frequency region where active damping is mandatory, and the high
frequency region where active damping is not required. The critical frequency, which
separates these two regions, is identified as a fraction of the sampling frequency,
demonstrating the controller’s dependence on PWM transport delay. Using this
information, controllers and gain selection methods are developed and verified for
each region, contributing to an integrated methodology for achieving optimal active
damping and current regulation performance. A generalised approach for analysis
of the LCL filtered system is then developed so that all forms can be evaluated
on a precisely comparable basis. Using this generalised approach the particular
advantages and disadvantages of each control method are readily identified.
The second part of this thesis looks at the impact of practical issues for current
regulation of LCL filtered grid connected converters. It is identified that practical
converters generally do not match their ideal output current quality expectations.
This thesis explains the reasons for this distortion. Both the converter’s PWM output
and the grid supply are shown to contain similar levels of baseband distortion, and
the reduced bandwidth of the LCL controller due to the LCL resonance constrains
its ability to reject this interference. Harmonic compensators are then proposed as
an effective solution to overcome this distortion.
Finally, the implications of a virtual neutral common mode EMI filter on the
current regulator are investigated. A virtual neutral filter design is proposed that
utilises the primary LCL filter components. The additional common mode current
path is shown to interfere with the differential mode current regulator and in addition
has its own LC resonance. The active damping current regulator is enhanced to avoid
interference from the additional current path and to actively damp the common
mode resonance.
All theoretical developments presented in this work have been validated using fully
switched simulation models and an experimental grid connected converter prototype.
The contributions contained in this thesis have been published in three journal papers
and six conference papers.
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Chapter 1
Introduction
1.1 Background
Distributed generation sources, such as solar power and wind power, produce
a varying AC or DC voltage that must be converted into the requisite grid AC
frequency and voltage. Grid connected power electronic converters are typically used
to interface these distributed generation systems to the electricity grid. For such grid
connected converters the voltage source inverter (VSI) is the usual topology. VSIs
are constructed using switched phase legs, made up from two transistors connected
in series and switched alternatively to achieve either a positive or negative output
voltage using a pulse width modulation strategy. This switched output waveform
contains both the desired fundamental AC component and a rich harmonic voltage
spectrum that has the potential to generate significant distortion in the grid output
current.
The general structure of a typical grid connected converter is shown in Fig. 1.1.
The three phase voltage source inverter acts as the interface between the DC source
and the electricity grid. A series line filter is then included to remove the harmonics
generated by the PWM process; this filter can be either an L or LCL type filter as
shown. A control system is then required to operate the inverter correctly. The
PWM modulator is responsible for generating the direct switch commands to achieve
a required target output voltage. The closed loop current regulator ensures tracking
of the output current command, while the outer controller manages the overall
system power flow and generates the required current commands, to achieve the
particular purpose of the inverter. All of these systems need to work together for
the overall system to operate correctly. However, it is the interaction between the
1
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Figure 1.1: Structure of a grid connected converter with L or LCL line filter.
current regulator and line filter which is largely responsible for system stability and
power quality. This interaction is a main focus of this thesis.
1.1.1 Current Regulation
Closed loop current regulation is an important requirement of a grid connected
converter. It is not only responsible for reference tracking, but also system stability,
power quality and response to grid disturbances [10]. Linear current regulators
generally operate by passing the current error (i.e. the difference between the
reference current and the measured current) through a high gain controller, with the
aim of reducing the steady state error to zero. The design of this current regulator
is critical to effective overall system operation.
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Figure 1.2: Per phase representation of an LCL filter showing separation of high
frequency and low frequency currents.
Current regulation has been used for inverter control over many decades [10,11],
earlier work used continuous time models with [12,13] or without consideration of
the effects of a digital implementation. While the importance of digital delay was
recognised in some earlier work [12, 13], it has only been more recently identified
that such delays are the primary gain limitation of linear current regulation in
general [14,15]. PWM transport delay is the time delay in the control loop caused
by the inherently sampled operation of a digital microcontroller and digital PWM.
Using this understanding, an optimal design method for the closed loop current
regulator gains has been developed for an L filtered converter, using only a few
simple equations [15]. However, the same simplicity does not apply to LCL filtered
converters, which present additional challenges for current regulation design and
implementation.
1.1.2 LCL Line Filter
The LCL filter is responsible for attenuating the high frequency switched voltages,
produced by the modulator, to smooth the current that is injection into the grid.
The filtering properties are shown conceptually in Fig. 1.2, where the high frequency
current sees the capacitor branch as a low impedance circuit while only the desired
fundamental frequency current flows into the grid through the second inductor.
Compared to an L filter this structure offers the significant advantages of
• Third order filtering characteristic providing exceptional PWM frequency
attenuation [16]. The admittance frequency response of the LCL filter is shown
in Fig. 1.3, clearly demonstrating its advantage. The greater attenuation at
the switching frequency is due to the 60dB per decade roll off characteristic in
the admittance response above the resonance frequency.
3
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Figure 1.3: Typical frequency response of an LCL filter versus an L filter.
• Reduced component size, weight and cost due to smaller inductor sizes [16].
The high frequency 60dB per decade roll off characteristic allows the series
inductance to be significantly reduced. It should be noted however that the
smaller inductors cause the higher admittance seen at the baseband frequencies
in the Fig. 1.3 bode response.
To date the focus of the majority of published literature relating to LCL filters has
been to overcome the difficulties associated with using this type of filter, i.e.
• More complex design due to multiple circuit components [16]. Design factors
include component sizing, component ripple current, placement of the resonant
frequency etc. Thus, there is the question of optimal design and how to balance
the trade-off’s.
• LC resonance causing reduced power quality and controller instability [16].
The resonance problem can be seen as the sharp admittance peak and rapid
phase jump in Fig. 1.3, which can be excited by voltage harmonics, transient
events or a poorly designed current regulator.
Two options are available for mitigation of the resonance problem; (i) passive
damping and (ii) active damping.
• Passive Damping
Passive damping places a resistor in the LCL network to remove the resonant
energy. This method, though effective, generally produces high losses and thus
lowers the efficiency of the converter [17,18].
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• Active Damping
Active damping uses additional control action in the feedback current regulation
loop to damp the LC resonance. This eliminates the need for a passive damping
resistor, thereby improving the efficiency of the converter.
1.1.3 LCL Filter Active Damping
A fundamental understanding of current regulation is important for the devel-
opment of active damping since it is usually implemented as an integral part of
the closed loop current regulator. While there is substantial published literature
on active damping, there is still no clear design methodology to achieve optimal
current regulator bandwidth and resonance damping. In particular, the importance
of PWM transport delay has not been consistently reported [19--26]. Furthermore,
although it has been shown that the behaviour of the active damping controller is
highly dependent on the resonant frequency and choice of feedback variable, precise
identification of when and where active damping is and is not required does not yet
exist.
1.2 Research Objectives
This thesis addresses the following research questions and objectives relating to
the current regulation of an LCL filtered converter:
1. How can state feedback control be used to overcome the performance limitations
of PWM transport delay?
PWM transport delay limits linear current regulator performance. Thus certain
types of systems (particularly low PWM pulse ratio systems) can have an
unacceptable performance with a standard controller. This thesis will explore
the use of discrete time state feedback control to overcome these limitations.
2. Under what conditions is active damping required or not required? Conse-
quently, what controller should be used with any particular system?
As system behaviour changes with the LCL resonant frequency, the appropriate
closed loop controller will also change. This thesis identifies the conditions
where active damping is and is not required, and develops suitable control
architectures with optimised gains for each condition.
3. What is the optimal capacitor current feedback, or converter current feedback,
active damping controller form?
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The literature contains an abundance of alternative controller forms, each with
their own claimed benefits. This thesis presents a comprehensive review of
each form, using a common system model, to achieve a precise and balanced
comparison.
4. Why do LCL filters produce more baseband harmonic distortion, compared to
L filters, despite their switching frequency filter benefits?
This thesis explores the sources of baseband distortion in grid connected
converters and proposes a method to reduce this distortion.
5. Does a virtual neutral EMI filter interfere with the current regulator?
This thesis investigates the effects of a virtual neutral common mode EMI
filter on the inverter current regulator. A strategy is then presented using the
control concepts of this work to reduce these effects.
1.3 Thesis Structure
Each chapter in this thesis is outlined below.
Chapter 1 (this chapter) introduces the context of this research and presents
the research objectives addressed in this work. It also provides a description of
the contributions and a list of publications made during the course of this research
program.
Chapter 2 presents a literature review on LCL filter design and active damping.
The chapter includes a review of the many methods available for active damping,
identifying a general lack of coherency in approach and underscoring the need for a
more fundamental understanding to facilitate and optimise LCL filter and current
regulator design.
Chapter 3 begins by reviewing the fundamentals of linear current regulation for
grid connected converters. The importance of including PWM transport delay into
the system modelling and development of a current regulator is identified, together
with the limit that this effect has on system performance. The benefits of discrete
time modelling are then presented and confirmed by showing how discrete time
state feedback control can be applied to a simple L filter system to improve its
performance.
Chapter 4 explores the behaviours of a dual loop capacitor current active damping
controller and a standard single loop controller, for different LCL resonant frequencies.
This work requires the development of a full discrete time model of the LCL filter
6
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system, and leads to the identification of the LCL resonant frequency regions where
active damping behaviour varies significantly. Utilising this understanding, active
damping control structures for each of the identified frequency regions are proposed,
with deterministic calculation of their optimal gain values.
Chapter 5 applies the ideas from Chapter 4 to develop a generalised approach to
assess the performance of various active damping forms reported in the literature.
This approach identifies both their major similarities and more subtle differences. A
generalised discrete time state space model is developed and then used to compare
each controller under exactly the same conditions, and to exemplify the need to
properly consider PWM transport delay in the design of an LCL current regulator.
From this comparison, the best form of active damping is then identified.
Chapter 6 explores the LCL filtered converter sensitivity to baseband harmonics.
The cause of this distortion is identified, including the sources of harmonic voltages
and the LCL filter’s disturbance response. Resonant harmonic compensators are
then proposed as an effective method to reduce this distortion.
Chapter 7 investigates the effect of a virtual neutral filter on the current regulator
performance. The dynamics of the virtual neutral circuit are explored, showing that
the EMI filter common mode current will interfere with the differential mode current
regulator and that it also has its own resonance. The LCL current regulator is then
extended to overcome these interactions.
Chapter 8 describes the PowerSIM switched simulation models used to generate
the simulation results throughout this thesis.
Chapter 9 describes the 5kVA prototype grid connected converter used to generate
the experimental results in this thesis.
Chapter 10 concludes the thesis providing closure and suggests further research
in this area.
1.4 Identification of Original Contributions
There is considerable ongoing research in the same area as this thesis. As such, it
is appropriate to explicitly identify the contributions that this thesis reports.
The first contribution is overcoming the limitation of PWM transport delay in
current regulators by using state feedback. A particular benefit of this contribution
is seen for low pulse ratio systems where the delay causes the performance of a
standard linear current regulator to be unsatisfactory.
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The second contribution is the development of an accurate transfer function
discrete time control model of a grid connected inverter using an LCL filter, to
overcome the shortcomings of a continuous time model. This model can precisely
predict the converter stability and transient performance using the closed loop poles
and zeros of the system, unlike a continuous time model.
The third contribution is the identification of the LCL filter resonant frequency
regions where active damping is mandatory, and where active damping is not required.
Deterministic gain calculation methods are then developed to achieve the fastest
possible dynamic performance and maximum resonance damping for each of these
regions.
The fourth contribution is a generalised assessment of active damping structures for
LCL filters. Several different architectures taken from the literature are incorporated
into a generalised discrete time state space model, allowing their performance to be
evaluated on a precisely comparable basis. The most effective structure is found
to be where the capacitor current is fed back with proportional gain as an inner
damping control loop, as it allows decoupled design of the fundamental current
regulation and active damping.
The fifth contribution is determination of the causes of increased baseband current
distortion in LCL filters. It is found that the non-linear aspects of PWM generation
(deadtime and voltage device drops) and typical levels of baseband harmonics in the
grid are the cause of this harmonic voltage distortion. The lower series inductance
and reduced controller bandwidth of an LCL filter also result in a decreased harmonic
disturbance rejection at baseband frequencies. Resonant harmonic compensators
are presented as an effective method to mitigate this baseband harmonic current
distortion.
The sixth contribution is overcoming the interaction between a virtual neutral
EMI filter and the current regulator. The additional common mode current path is
shown to cause disruption to the current regulator, hence the common mode current
must be separated out before regulation. A virtual neutral design filter design is
then proposed allowing the same active damping concepts developed in this work to
be applied to the common mode LC resonance.
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Chapter 2
Literature Review on LCL Filters
LCL filters have been a popular topic for investigation in recent years with an
abundance of research covering areas of filter design, closed loop current regulation,
active damping and the consideration of PWM transport delay. The structure of
a grid connected converter with LCL filter and closed loop active damping current
regulator is shown in Fig. 2.1, as an aid to the reader. The review material in this
chapter is presented in two sections.
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Figure 2.1: Topology of a grid connected converter with LCL filter.
Section 2.1 explores the LCL filter itself, including filter design and passive damping
options. The key identifications from this section are:
• That filter design is complex and although there are some guidelines there is
no single optimal method, and
• That passive damping not only introduces additional system loss, but requires
additional filter components which makes active damping more attractive.
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Section 2.2 reviews the closed loop active damping control methods proposed for
LCL filters. A further detailed review of the importance of delay and discrete time
analysis in the literature is provided in this section. The key identifications from
this section are:
• There are many variations on active damping with subtle similarities and
differences, and the optimal approach is not readily identified, and
• That there is also no clear consensus on the influence that the PWM transport
and sampling delay has on active damping.
2.1 Filter Design and Passive Damping
2.1.1 Filter Design
It is instructive to briefly consider the complexity of designing an LCL filter.
Several design processes have been proposed in the literature [27--39]. Some criteria
for the choice of filter parameters are to limit the size of passive components and to
limit filter losses [16]. The design aspects generally considered include:
• Converter side inductor
The inductance should be designed to limit the ripple current in the converter
and to not saturate the magnetic core [40]. Hence there is a trade-off between
size and cost.
• Location of resonant frequency
A common suggestion is for the filter resonance to be in the range 10ω0 ≤ ωres ≤
0.5ωsw [27]. This is based on the resonance being well above the fundamental
frequency so as to not excite baseband harmonics, and be located sufficiently
below the switching frequency to ensure good filtering and attenuation of PWM
harmonics. This high frequency requirement also keeps the resonance below
the Nyquist sample rate limit for digital control processes.
• Reactive power absorbed by filter
A large filter capacitor may result in over-sizing of the converter to supply its
reactive power requirements.
• Total filter attenuation
The filter must sufficiently attenuate the PWM harmonics in order to meet grid
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standards for power quality, such as IEEE519-1992 [33] and IEEE1547-1547 [41].
Passive damping may reduce the attenuation of the LCL filter, thus any
reduction of attenuation caused by the damping implementation must also be
considered [16].
• Influence of grid impedance
The larger the filter capacitor the less influential the grid impedance is to the
resonance frequency [16]. Any shift in resonant frequency due to the expected
grid impedance should be considered, as the location resonant frequency is
important to the overall filter attenuation and system stability.
If sufficient attenuation cannot be obtained with a standard LCL filter, or specific
harmonics are to be removed, the LCL+trap filter is a further alternative.
The LCL Plus Trap Filter
Vo
L1 L2
ECf

Rd
Ltrap
Ctrap
Figure 2.2: LCL filter with harmonic trap circuit.
The LCL plus trap filter combines the third order LCL filter with an additional
harmonic trap, shown in Fig. 2.2, and is generally applied to high power systems
(100kW into MW ). The harmonic trap is tuned to attenuate the switching frequency
component, while the LCL filter is sufficient to attenuate the higher order harmonics
[42--45]. This structure is also known as the inductor-trap-capacitor-inductor (LTCL)
filter [46].
Bloemink et al. [44] use multiple trap filters to replace the single filter capacitor
in the LCL filter, reducing overall component sizes. The harmonic trap is created
by replacing the main filter capacitor with a series inductor and capacitor, thus the
term inductive-inductive-capacitive-inductive (LLCL) filter has also been used [47].
Filter Optimisation
Due to the complexities involved, some approaches have been proposed in an
attempt to optimise the LCL filter.
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• Iterative and Procedural
These methods produce many filter parameter options, with the aim of selecting
the optimal outcome. A series of step-by-step design equations and limitations
are presented in [31,34--37,48].
• Genetic Algorithm
The genetic algorithm starts with a population of filter designs that are
selectively combined and mutated to generate filter parameters with more and
more desirable properties. Bloemink et al. [44] used this method to design an
LCL+trap filter. The authors found that optimal filter size occurred when
using two or three harmonic traps.
2.1.2 Passive Damping
Simple passive damping of the LCL filter (refer to Fig. 2.3) involves placing a
damping resistor in series with the filter capacitor [17,18,27,49]. As the damping
resistor size is increased the stability is also increased but the LCL filter effectiveness
is decreased. The level of injected switching current ripple into the grid is dependant
on the ratio of the capacitor branch impedance to the grid impedance [49]. The
losses associated with passive damping can be separated into two components [17],
i.e. the fundamental frequency component and the switching frequency component.















Figure 2.3: An LCL filter with a passive damping resistor Rd.
Complex Passive Damping
To overcome both the loss aspect and the reduction in filter effectiveness of passive
damping, several improved passive damping networks have been proposed [17,18], as
shown in Fig. 2.4. For the circuit in Fig. 2.4a the inductor in parallel with the resistor
must present a low impedance at the fundamental frequency to reduce fundamental
losses, but a high impedance at the resonant frequency to ensure damping. The
circuit in Fig. 2.4b adds a parallel capacitor to provide a low loss current path for
the switching frequency currents. The more complex circuits in Figs. 2.4c and 2.4d
attempt to balance both of these effects.
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(d) Parallel inductor and capacitor.
Figure 2.4: Complex passive damping options.
The use of passive damping with LCL+Trap filters has been reported to have
very little loss in the damping resistor. Beres et. al. [50] report resistor loss as
low as 0.012% when using two harmonic traps, however this filter structure may
increase the high frequency current component of the first inductor and decrease
its efficiency. Ahmed et. al. [51] show that a damping loss of 15% is obtained with
a simple passive damping method. This is reduced to between 0.016% and 0.96%
depending on damping structure.
2.1.3 Filter Design and Passive Damping Summary
This section has shown that LCL filter design is a complex process, due to the
trade-off’s between all the criteria. The introduction of passive damping further
complicates the design due to the additional elements that not only generate greater
system losses, but also interact with the filter performance. Active damping is an
attractive option as it eliminates the losses and reduces the component complexity
associated with passive damping by using control action to damp the resonance and
ensure stability.
2.2 Active Damping
The bulk of this literature review describes the active damping controllers that
have been presented in the literature. Many different methods of active damping
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have been proposed with various similarities and differences (some of which will
be examined further in Chapter 5). As such it is almost impossible to group
them consistently. Hence, for this thesis they have been grouped based on their
implementation, although there is some overlap depending on definition. For example,
the term ‘‘virtual resistor’’ or ‘‘virtual impedance’’ is used to describe many different
methods of active damping [21, 24,26,52--59] and thus it will not be considered as a
separate grouping.
The three most popular forms of active damping, and the ones reviewed herein,
are:
• Lead-lag and High pass filter.
• Bandstop and notch filter.
• Capacitor current and converter current feedback.
It is noted that some detail in this literature review section requires an understand-
ing of closed loop current regulation and PWM transport delay. This thesis covers
the fundamentals of current regulation in detail in Chapter 3. It is also noted that
this review does not differentiate between literature that uses controllers operating
in the synchronous or stationary reference frames, or using single or three phase
converters, since previous work has shown that these are not significant factors in
the current regulator [60,61].
2.2.1 Active Damping for UPSs
Early active damping techniques were proposed for UPSs or inverters with LC
filters connecting to loads (i.e. not specifically to an electricity grid). For example,
Chandorkar et al. [62] applied active damping to the case of parallel UPS systems
with LC output filters. Combined with an inherently inductive interconnect, the LC
filters were shown to form an underdamped resonant circuit. The authors proposed
additional controller feedback of the converter current and interconnecting current
with derivative action, to introduce an active damping component into the system
equations. The results showed effective mitigation of LC resonance, despite the
requirement for derivative action.
Nabae et al. [63] proposed an active damping system for an LC filtered inverter
connecting to a load. In order to avoid excitation of the resonance by the load
dynamics, feedback of the output (capacitor) voltage was provided through a
high pass filter. The high pass filter was required to remove the fundamental
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Figure 2.5: Control structure of lead-lag active damping.
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Figure 2.6: Control structure of high pass filter active damping.
frequency component of the signal to ensure that the correct output voltage was
achieved. Design of this high pass filter was shown to be crucial to the system output
characteristics, but not specifically for active damping.
Straight capacitor current feedback has also been used for active damping in
similar UPS applications [56,64]. Loh et al. [64] determined that capacitor current
was shown to be the superior feedback variable, compared to inductor current, for
dynamic performance and harmonic quality. The authors explained that any change
in output current demand is reflected as an instantaneous change in capacitor current
and that the capacitor current remains sinusoidal if the output voltage is regulated
to also be sinusoidal.
2.2.2 Lead-Lag Network and High Pass Filter
For an LCL filter, similar to the LC filtered UPS, additional feedback of the
capacitor voltage has been used for active damping. It has been employed with a
lead-lag network [31,49,53,65,66] or alternatively a high pass filter [58,67--70] in the
feedback path. The control structure of lead-lag and high pass filter active damping
are shown in Fig. 2.5 and Fig. 2.6, respectively.
Blasko and Kaura [65] proposed the use of the lead-lag network in the capacitor
voltage feedback path for active damping of the LCL filter. In this work the
proportional and integral gains were set using the symmetrical optimum approach,
where the system PWM transport delay was approximated as a first order pole. The
lead-lag gain, however, was set by examining the frequency response of the open
loop system with the aim of damping the resonance below 0dB. The authors note
that active damping may be as effective as an additional series resistor in the filter
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capacitor branch. Their results showed greater overshoot when using an LCL filter
with active damping, compared to the original L filter. This was rectified with a
reduction in gain by adjusting the symmetrical optimum parameters.
Liserre et al. [49] built upon the idea of using a lead-lag network for active damping
by analysing the system using a discrete time pole-zero map and a comparison to
passive damping. The lead network used here was designed such that the active
damping did not influence the low frequency dynamics, nor amplify the switching
frequency components - acting only around the resonant frequency. Using the closed
loop poles the maximum lead gain was selected to give the maximally damped
resonant poles. The resonant poles were shown to track to the unstable region as
further lead gain was applied. Their resultant bode plot showed the effectiveness of
this technique with the open loop resonance damping below 0dB, with an unchanged
bandwidth.
Another variation which relied on the use of capacitor voltage for active damping
was proposed by Malinowski et al. [67, 68], where the capacitor voltage was high
pass filtered then subtracted from the modulation command. This is similar to
the approach proposed in [63] except now used for the LCL filter case, where the
target output was the current. In this work [67,68] the capacitor voltage was first
estimated by adding the voltage across the inductor to the converter’s output voltage,
derived from its duty cycle command. This reduced the overall sensor cost, but the
work provided no description as to how the system gains were set. Reference [71]
demonstrated the validity of their ‘‘sensorless’’ solution for a variety of similar active
damping methods.
Yang et al. [66] extend the lead-lag active damping method to include ‘‘capacitor
voltage transient component observing’’, where it is identified that the lead-lag
network or high pass network removed the steady state fundamental component
leaving only the transient component for active damping. An observer, from the
already measured converter side current, was created to estimate the transient
component of the capacitor voltage for active damping. Using discrete time analysis
the authors showed that increasing the lead-lag parameters has a positive effect on
stability to an optimal point, beyond which the system stability deteriorated. This
limited range of stability is in agreement with the results from [49]. Thus optimal
values for the lead-lag network can be found.
In order to deal with the problem of resonances in a multi-inverter microgrid, He et
al. [58] used a variation of capacitor voltage feedback with a high pass filter to extract
the harmonic components. This was fed into a deadbeat controller, which itself may
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Figure 2.7: Control structure of one form of notch filter active damping.
further damp the system. This work referred to the active damping as a virtual
resistor, as it is emulating a resistor placed in parallel with the filter capacitor.
2.2.3 Bandstop and Notch Filter
Another form of active damping proposed for an LCL filter is where a bandstop
or notch filter is inserted into the control path, prior to the modulator, as shown
in Fig. 2.7. The converter side current and grid side current have been used as the
controlled variable. The basic idea is to directly insert an antiresonance (a negative
peak) in the control path that compensates for the LCL resonant peak.
Liserre et al. [72, 73] proposed the use of a genetic algorithm to optimise the
design of this filter for damping of the resonant poles and to achieve an optimal
set of PI current controller gains for the desired bandwidth. The position of the
current sensors (converter side or grid side) appeared to play a significant role in the
movement of the closed loop poles and thus the system stability and damping.
As a simple bandstop filter can displace high frequency phase, Malinowski et
al. [71] proposed that the filter be created using a bandpass filter with the output
subtracted from the original signal.
Dannehl et al. [19] applied a filter with two poles and zeros for active damping
when considering a higher LCL resonant frequency system with converter side current
feedback. The authors demonstrated that the design of the pole and zero locations
impacts system stability when the resonant frequency changed due to variations in
the grid impedance. For their system no active damping was required when the grid
side current was the feedback variable. This work is further extended in [20] where a
range of resonant frequencies were explored. The authors work showed that for line
current feedback at a high resonant frequency the system behaved in a similar way
to an L filter, but as the resonant frequency decreased this similarity diminished to
the point where the system would be unstable with a simple PI controller. Using
converter current feedback a different root loci behaviour was shown and system
stability became worse. It was shown that additional damping was required for all
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Figure 2.8: Control structure of one form of capacitor current active damping.
of these cases. Further work again [74] concluded that the notch filter approach is
the most versatile over other inline filters.
In order to overcome sampling delay Teng et al. [75] applied a higher sampling
frequency to a second order notch filtered active damping system. For the condition
where the low sample rate was unstable, a 5 times higher sampling rate produced a
stable phase margin and gain margin. The additional sampled signals were not used
to directly update the PWM, rather they were used in updating the control arrays.
Repetitive control was applied for fundamental frequency tracking and increased
harmonic disturbance rejection.
A hybrid active and passive damping system was proposed in [76], using a parallel
RC and parallel RL damping component. In order to achieve robust operation the
RC filter was designed under the weakest grid condition. The RL filter was replaced
with an equivalent digital filter and designed under the strongest grid conditions.
2.2.4 Capacitor Current and Converter Current Feedback
The use of capacitor current feedback for active damping of grid connected
converters is generally attributed to Twining et al. [77], building upon UPS control
ideas. The authors identified that many of the control methods for LCL filters in
prior literature regulate the converter side current and then they propose to regulate
the grid current directly using an inner capacitor current feedback loop to stabilise
the system. Although many variations on this theme exist, the common basic form
is shown in Fig. 2.8.
The gains in the system of [77] were tuned heuristically using pole zero maps,
bode responses and simulation. Harmonic impedance concepts were also explored,
where an increased loop gain resulted in lower harmonic distortion but a more
oscillatory transient step response, demonstrating a trade off between power quality
and dynamic performance.
Mihalache [78] used measurement of the capacitor voltage and converter current
to estimate the grid voltage and grid current, while also incorporating harmonic
19
Chapter 2. Literature Review on LCL Filters
controllers to ensure a low THD. A single proportional gain was used for the inner
loop as its purpose was not to ensure zero steady state error. Mihalache suggested
that the damping gain was to be set large enough to achieve the desired damping,
but it also affected the current transfer function.
The two inner active damping feedback variable options (capacitor current and
converter current) were explored by Loh et al. in [79], for the LCL filter. By drawing
parallels to a CSI with a CL filter, simple proportional feedback of the capacitor
current was shown to result in a stable system, with a limited operating range.
Feedback of the converter side current, however, was shown to make the system
stability worse. In contrast, this work shows inductor voltage feedback with an
additional low pass filter completely eliminated the resonant peak.
Routimo et al. [80] applied an LCL filter to an active power filter. The authors
showed that using capacitor current active damping resulted in a lower THD supply
current, compared to passive damping. The additional complexity of active damping
led the authors to set the damping gain experimentally.
A comparison of capacitor current, inductor current, capacitor voltage and inductor
voltage feedback, for the inner active damping control loop,was undertaken by Ahmed
et al. in [81]. This work concluded that capacitor current feedback gives the best
stability, while inductor voltage feedback resulted in the best disturbance rejection.
Capacitor current feedback was selected as the optimal choice as inductor voltage
feedback had poor stability.
The derivative of the capacitor current is used as the feedback variable by Wessels
et al. in [21] to represent a virtual resistor in series with the filter capacitor. The
outer current control loop (acting on the converter current) was designed assuming
an L filter approximation, while the damping feedback was varied using a discrete
root locus. The authors analysis showed that their active damping stabilised a high
resonant frequency system, while a low resonant frequency system could not be
stabilised (without significantly lowering the outer loop proportional gain). A lead
compensator was used to replace the second order derivative and overcome some of
the PWM transport delay in [24].
An inherent damping term in the current control loop was reported by Tang et
al. in [82] when feed back the converter current was used. This was realised when
modelling the converter current as the capacitor current in superposition with the
grid current. Using this concept, a method to design an LCL filter with critical
resonance damping was developed for using both converter current feedback and
with additional capacitor current feedback, if required. The authors also tune the
outer current loop based on the resonant frequency, instead of the more classical
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symmetrical optimum. A complementary method was also proposed in [83] for grid
side current feedback in an active power filter. In [84] the explicit damping ratio of
the resonant poles was also considered as part of the design, but with direct capacitor
current feedback.
Routh’s Stability Criterion has been used to determine the stability and controller
gain limitations in [85,86]. The Jury method has also been used to assess stability [25]
for a discrete time system. Although the authors of [86] aimed to create a notch
in the controller, the resultant controller still contained direct capacitor current
feedback.
Capacitor Current Estimation
There is also substantial research on capacitor current estimation, since direct
capacitor current feedback requires additional current sensors and cost. In order
to compute the second order derivative required to estimate the capacitor current
from the grid current Dick et al. [87] used a digital infinite impulse response filter,
approximating the derivative using a bandpass filter.
Gullvik et al. [53] likened the capacitor current feedback to a virtual damping
resistor. The virtual resistor was then manipulated to only effect high frequencies
(and not disrupt the baseband frequencies). In order to estimate the capacitor current
the authors used the first derivative of the capacitor voltage and alternatively offered
taking the second derivative of the capacitor virtual flux.
A second order notch filter was used to remove the fundamental (grid current)
component of the converter side current in [82], ideally leaving only the capacitor
current component.
Weighted Average Current Control
A precursor to the method called Weighted Average Current (WAC) was where
the filter capacitor is split to form an LCCL filter [88]. The capacitance ratio was set
in such a way that when the current between the two capacitors is used for control,
the system appears as first order inductive. This means the system control was
theoretically easy to design. This form was shown to have limited robustness to grid
voltage distortion [89]. The authors used a weighted feedback of the converter side
current and grid side current [90], calling it WAC, to generate a novel system state
with the same dynamics as the split capacitor system. It was also suggested that
a small damping resistor was placed in the filter to increase the robustness against
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parameter variation, particularly the grid inductance. The efficacy of WAC for three
phase systems was also explored in [91].
Xu et al. [92] identified that in WAC only the weighted current is directly controlled,
but the characteristic of the injected grid current was not properly explored. The
authors demonstrated that when WAC is used, a pair of resonant poles still exist
when the grid current is the output variable. The authors showed that only when
examining the novel weighted current state that the zero pair cancel with the resonant
poles. In order to optimise the controller additional capacitor current was used to
further damp the resonant poles. The authors also explore other feedback options to
achieve a similar system order reduction, calling it a zero placement strategy [93].
2.2.5 Other Control and Active Damping Methods
Many other LCL control methods have been proposed in the literature, which
haven’t been discussed the previous categories. They are included here, in brief, to
show the breadth of control approaches that have been proposed for an LCL filtered
converter.
• State feedback and state space control
State feedback control uses feedback of all system states to achieve arbitrary
pole placement and thus precisely control the system dynamics. For LCL
filter control, state feedback requires feedback of three filter states (i1, i2 and
Vcf), plus the PWM transport delay state and any additional state from the
integrator or resonance controllers. State estimators are popular due to the
large number of sensors that are otherwise required [94--102].
• Partial state feedback
Partial state feedback aims to mitigate the LCL resonance by assigning the
discrete time system poles [103,104]. The major difference to full state feedback
is that not all system states are fed back, and thus the system poles are
somewhat restricted in placement.
• Deadbeat and predictive control
Predictive controllers use an internal system model to determine the output
voltage or modulation command. LCL resonance and active damping is
generally considered in the system model [58,105--110].
• Hysteresis control
Hysteresis for LCL filters is applied to the converter side current, as hysteresis
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requires a degree of current ripple, while the grid side current ripple is very
small. Only passive damping has been used with hysteresis control [111,112].
• Repetitive control
Repetitive control uses an internal controller feedback loop sampling at the
fundamental frequency. This produces a series of resonances at the fundamental
and its harmonics, providing good regulation of AC currents. LCL damping is
an external consideration to the repetitive controller [75,113,114].
• Passivity based control
According to principles of Lyapunov stability, passivity implies asymptotic
stability. The principle is firstly to allocate a potential energy function with
a strict local minimum in the desired equilibrium point to the system in
Euler-Lagrange equations (energy shaping). In order to reach asymptotic
stability, the second step is to impose additional damping (injection damping)
[115,116]. Chen et al. [115] applied this technique to improve power quality
and system stability for an LCL filtered system. Bottchet et al. [116] used
this technique due to its advantages in robustness against grid disturbance,
compared to linear control.
• H∞ control
H∞ is a control optimisation method which generates controllers with
guaranteed stability and a high degree of robustness [117]. Yang et al. [117]
used this method to develop a controller with small steady-state error, low
THD output grid current and system stability for a predefined range of grid
impedances.
• Sliding mode control
Non-linear sliding mode control aims to control the system state trajectories
along a defined surface and toward the origin (steady state). Sliding
mode claims robustness benefits of insensitivity to parameter variation and
disturbances [118--121]. Hao et al. [120] applied sliding mode with a fixed
switching frequency, an integral controller for steady-state tracking and multiple
resonance controllers to reduce THD. These authors also applied sliding mode
control to a single phase inverter, adding multiple resonances to the sliding
surface for steady-state tracking and THD reduction [119].
• Linearisation control
Linearisation control uses a series of cascaded control loops to control every
system state. With the correct loop dynamics, a non-linear system can be
transformed into a linear and controllable system [122]. For a grid connected
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converter the DC bus and its controller present a non-linearity due to their
dependence on capacitor size and operating voltage. Compared to a dual loop
controller, linearisation was shown to improve dynamic response and power
quality over a wide operating range [122].
• PQR control
The PQR transform separates three phase power into instantaneous real and
reactive components. For an LCL filtered system, the PQR power transform
can be used to compensate for the resonant energy, providing LCL damping
and thus system stability [123].
• Cascaded multiloop control
Cho et al. [32] applied this method using three cascaded control loops, with each
loop aiming to cancel out the appropriate LCL plant pole using the controller
zero. Precise feedforward compensation was required for accurate cancellation,
requiring many sensors due to the number of system states [32].
• Using discrete Fourier transform
This method uses a discrete Fourier transform to separate the resonance from
the measured converter current signal. This signal is subsequently used for
active damping [124].
• Generalised Closed-loop Control (GCC)
GCC models the effect of additional controller dynamics as virtual impedances
[125]. Internal virtual impedances are added to damp the LCL resonance.
External virtual impedances can change the impedance of the converter as
seen by the grid, to improve stability.
While all of these control techniques show their own promising benefits, many
introduce further design and implementation complexity when compared to the
simplest capacitor current feedback method. Hence the simplest form is chosen for
investigation in this thesis in order to develop and understand the fundamentals of
active damping current regulation.
2.2.6 Discrete Time Modelling and PWM Transport Delay
Considerations
PWM transport delay and sampling delay are the main determinants of system
stability for L filters [14, 15]. Thus, their effects must be understood to select the
optimal current controller and associated gains. For a CSI using the second order CL
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filter, similar limitations, caused by PWM transport delay, are found [126]. However
the LCL filter is a more complex third order filter and literature has shown that the
behaviour of the closed loop controller depends on the ratio of the filter resonant
frequency to the controller sampling frequency [19--26].
Dannehl et al. [19] found that a system was stable with a high resonant frequency
when looking at grid current feedback using a discrete time root locus analysis
method. However with a lower resonant frequency the stability margin was also
shown to decrease. The system with a lower resonant frequency was especially
susceptible to grid impedance variations. Conversely, when looking at converter
current feedback, both the high resonant frequency and lower resonant frequency
systems required active damping for stability. This work was extended in [20], where
very low resonant frequencies were examined. At these frequencies, with grid current
feedback, there was only a very small range of proportional gains which would result
in a stable system, albeit with a low stability margin. Similar results were seen for the
converter current feedback case. With this low resonant frequency (or high sampling
frequency) the notch filter active damping approach was reported as challenging to
design and required accurate knowledge of the plant.
Converter side current feedback was also found to be unstable on its own for a
high and low resonant frequency system in [21]. In this work the authors showed that
the virtual resistor (implemented as derivative feedback of the capacitor current)
could only stabilise the high frequency system when the outer current controller gain
was set using the symmetrical optimum approach.
The authors also explored capacitor current feedback and capacitor voltage
feedback (with derivative action) in [22]. The authors showed that positive feedback
of the capacitor current is useful for active damping at high and medium resonant
frequencies. When using capacitor voltage feedback with discrete derivative action
no damping could be obtained at a high resonant frequency. Only minimal damping
at a low resonant frequency was achieved.
Hoffman et al. [23] explored the effect of PWM transport delay from the perspective
of different digital sampling and PWM update methods. The PWM method had
little impact on the grid current feedback system at a low resonant frequency. In
contrast, the behaviour of the converter current feedback system changed. For
single update PWM methods the resonant poles became unstable, but for the double
update PWM method it was the PI controller poles that became unstable. The
open loop location of the poles changed significantly for the double update method.
When converter current feedback was used for the high frequency systems it was
unstable for every PWM method. Grid current feedback was stable for both single
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update PWM methods, but double update PWM resulted in system instability for
all conditions.
Similar to changing the PWM update method, an additional cycle of delay was
shown to have a dramatic impact on the movement of closed loop poles in [24], for
many types of active damping.
Wang et al. [25] used a discrete time model to conclude that the LCL resonant
peak cannot be damped by capacitor current feedback, for resonant frequencies
above one sixth the sample rate fres > fsamp/6. This is mostly consistent with the
behaviour reported in the previous literature. The authors extended the idea of
a virtual resistor into a virtual impedance in [26]. The authors showed that the
virtual impedance became a negative resistance above this critical resonant frequency,
while at the critical frequency the virtual impedance was purely reactive, having no
damping benefit.
State space control (and modelling) is an area that often uses a discrete time
system model [99, 127], although the discrete time state space equations may not
always be provided in detail [94, 95, 100--103]. The PWM transport delay can
be incorporated as an additional controller state, a one time step delay for the
modulation command [94,99,100,102--104].
Overcoming Limitations of PWM Transport Delay
Recently researchers have begun to recognise the limitations of discrete time
systems and transport delay for LCL filters, and have proposed methods to improve
active damping performance [127--129].
Wagner et al. [127] used capacitor current feedback and its derivative to increase
the achievable resonance damping. A virtual plant estimator is used in [128] to
predict the capacitor current and compensate for the transport delay. Reference [129]
demonstrated a just-in-time sampling scheme to reduce the transport delay time.
2.3 Summary
This chapter has been presented in two sections. The first section reviewed the
LCL filter itself, including filter design and passive damping options. The second
section reviewed closed loop control and active damping of the LCL filter.
Due to the complexities associated with filter design, no single best approach has
been identified in the literature. Many design approaches rely on an iterative or
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procedural method (e.g. a genetic algorithm for optimisation). Much of the literature
does agree on the basic design targets, such as minimising inductance, obtaining
appropriate inductor ripple currents and that the placement of resonant frequency
is important. Passive damping has been shown to be more complex than just a
simple resistor if losses are to be minimised, further complicating the filter design.
Although LCL filter design is not the focus of this thesis, several filter resonant
frequency variations are explored to determine their effects on the active damping
current regulator.
Sixteen methods of closed loop control and active damping have been presented
in this literature review for the LCL filter, with the most popular being lead-lag
and high pass filter, notch filter and capacitor current feedback. With capacitor
current feedback there are many subtle variations proposed in the literature, with no
coherent comparisons or identification of the optimal strategies. The incorporation
of PWM transport delay further complicates this lack of clarity; while controller and
gain selection strategies have been proposed with and without its consideration.
There is scope to resolve many of these issues associated with the active damping
current control by applying fundamental discrete time current regulation knowledge,
which will be developed in Chapter 3. Of particular focus in this thesis are:
• The implications of PWM transport delay on active damping and selection of
an appropriate active damping approach for different conditions.
• Closed loop gain selection that ensures the controller meets the requirements
of a good current regulator, as well as the active damping requirements.
• Investigation of the similarities and differences between the various capacitor
current active damping methods.
With these issues addressed the practical implications and performance of the full
grid connected LCL filter system can then be explored.
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Chapter 3
Discrete Time AC Current
Regulation
The previous chapter concluded that there is a lack of fundamental knowledge
on how to design and implement a current regulator for an LCL filtered converter.
In particular the implications of PWM transport delay on active damping current
regulation are not well understood. Before this thesis investigates the LCL filter,
a fundamental review of the low level control blocks of a grid connected converter
is undertaken to provide the necessary background knowledge. The two main low
level control blocks are (refer to Fig. 3.1) the PWM modulator and the linear AC
current regulator. This chapter has a particular focus on discrete time analysis to
demonstrate its comparability to continuous time analysis for simpler systems and
its benefits for more complex systems.
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Figure 3.1: Three phase inverter with closed loop current regulator.
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The first section of this chapter reviews three phase modulation for grid connected
converters, explores the causes of PWM sampling and transport delay and then
reviews closed loop linear current regulation for grid connected converters. Of
particular interest is the role that PWM transport delay plays in limiting the controller
gains, bandwidth and thus dynamic performance. This section provides detailed
examples of implementing the standard stationary frame PI and PR controllers, for
later comparison and to demonstrate the PWM transport delay limitations.
The second section of this chapter presents the first contribution of this thesis,
which is the novel use of discrete time state feedback control to help overcome the
performance limitations of standard linear current regulators. The benefit of discrete
time modelling is the identification of an additional system state, which can be
used for full state feedback to achieve a pole placement controller and dramatically
improve system performance. Practical effects, such as PWM saturation and noise
amplification are then shown to be the limiting factors for system performance.1
3.1 Fundamentals of Pulse Width Modulation
and Current Regulation
3.1.1 Pulse Width Modulation
Referring to Fig. 3.1 the output of the current regulator is a sinusoidal average
voltage modulation command. It is the responsibility of the PWM modulator to
generate the individual switching commands for each of the six switches in the
converter from this modulation command. For a three phase VSI there are two
common options - pulse width modulation (PWM) and space vector modulation
(SVM) [130]. Three phase PWM compares the modulation commands against a
triangular carrier wave to directly generate switching commands. SVM calculates
the required switching operations and timings based on the modulation command,
from this the switch commands can be generated. This work uses a sine-triangle
pulse with modulator with space vector centering [130] as shown in Fig. 3.2. It is
noted in passing that SVM with centering generates an identical switching pattern to
that of sine-triangle PWM with centering and that they both produce the optimum
harmonic spectrum [130]. Hence it is immaterial in terms of the current regulator as
to which modulation strategy is used.
1The material contained in the contribution section of this chapter was first published by the
author in [1], [2], [3] and [5].
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Figure 3.2: Three phase pulse with modulator with centering.
Figure 3.2 shows a three phase pulse width modulator, with the steps involved
in this type of modulation illustrated in Fig. 3.3. The PWM modulator accepts
the three phase, 120◦ displaced, sinusoidal modulation commands from the current
regulator. Often, space vector centering is applied to the modulation commands,
which provides an increase in the usable output voltage range of the converter [130].
For this centering, a common mode voltage offset is added to each of the phases to
achieve equal switching time for the zero voltage states at the start and end of each
switching cycle. The common mode offset voltage is calculated using the formula:
moff =
max(moa +mob +moc) +min(moa +mob +moc)
2
(3.1)
and allows an increase of maximum modulation depth (before saturation) from 1.0
to 1.15 [130]. Injection of a third harmonic common mode component can also be
used to achieve essentially the same outcome [130]. The next step is where the
centred modulation commands are compared against a high frequency triangular
carrier wave, which sets the desired switching frequency fsw. The output of these
comparisons are the switch commands (i.e. Phase A Switch, Phase B Switch and
Phase C Switch in Fig. 3.3) for the top three switches, while the bottom three switch
commands are generated by taking the inverse. The final step is to incorporate
deadband into the switch commands as a post modulation process.
Deadband
An inverter phase leg is constructed with two transistors in series. If both of these
transistors were to be turned on at the same time a short circuit would be generated
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Figure 3.4: Deadband effect on a VSI phase leg (dashed line represent the desired or
expected trajectories without deadband).
across the DC bus (known as shoot-through), inevitably leading to catastrophic
switch failure. This is a real possibility as transistors have a finite switching time.
Deadband (or deadtime) adds a blanking period between switching transitions to
allow for this finite switching time. The switch ‘‘on’’ transition is delayed compared
to the switch ‘‘off’’ transition to allow the outgoing switch to fully transition off
before beginning to turn on the incoming switch. Figure 3.4 demonstrates deadband
delay for the high and low switch transitions of a phase leg.
Deadband is also known to generate output current distortion as it creates an error
in the desired output voltage [131, 132], Fig. 3.4 also demonstrates two deadband
distortion mechanisms. For a negative current polarity (refer to Fig. 3.4b) the current
transition from the high switch to the low switch occurs late resulting in output
voltage error and leads to a lower current magnitude than the expected trajectory.
For a positive current polarity (refer to Fig. 3.4a) the current transition from the low
switch to the high switch is delayed causing an output voltage error, again resulting
in a different current magnitude to that of the expected trajectory
3.1.2 Closed Loop Current Regulation
Many power electronic applications require accurate control over the output AC
current, this is the role of the closed loop current regulator (refer to Fig. 3.1). For
example, in motor drive systems the output torque is proportional to the motor
currents [133, 134]. Alternatively for UPSs and other AC power supplies, current
regulation provides faster dynamic performance, improving output quality against
various disturbances [135,136]. The current regulator is also responsible for output
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power quality and response to grid disturbances in grid connected converters. For
this thesis, the primary roles of the current regulator are to provide accurate/rapid
power regulation and ensure system stability [137].
The essential requirements for a good current regulator are [10, 15,138,139]:
• To minimise steady state tracking error (magnitude and phase error) of the
output current, compared to the target reference current.
• To rapidly track the reference current during transient events. This requires a
high bandwidth controller to achieve the best possible dynamic response.
• To limit current overshoots in response to transients so as to avoid converter
overload or failure.
• To minimise baseband harmonic currents cause by deadtime effects, device
voltage drops, grid voltage harmonics and other disturbances.
Most current regulators broadly fall into two categories - linear and non-linear.
Hysteresis regulation is the most common non-linear technique. Predictive regulators
can be either linear or non-linear. Proportional plus integral and proportional
plus resonant are the most common linear regulators applied to grid connected
converters [10,11,139]. There are two references frames commonly used for linear
three phase current regulation - synchronous dq and stationary abc reference frames.
Current regulator development can also be performed using continuous time or
discrete time models. The discrete time stationary reference frame will be used for
development throughout this thesis.
Synchronous Reference Frame
In the synchronous (or rotating) reference frame the three phase currents are
transformed into two orthogonal DC phasor quantities [130]. This has the advantage
that synchronous frame current regulators can achieve zero steady state error with a
simple PI controller. However, the transformation itself and the apparent need for
axis decoupling [140] are additional complexities that need to be considered.
The abc to dq transformation is given by [130]: δdδq
δ0
 = 2
3
 cos(θ) cos(θ −
2pi
3
) cos(θ + 2pi
3
)
sin(θ) sin(θ − 2pi
3
) sin(θ + 2pi
3
)
1√
2
1√
2
1√
2

 δaδb
δc
 (3.2)
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while the dq to abc transformation is expressed as [130]: δaδb
δc
 =

cos(θ) sin(θ) 1√
2
cos(θ − 2pi
3
) sin(θ − 2pi
3
) 1√
2
cos(θ + 2pi
3
) sin(θ + 2pi
3
) 1√
2

 δdδq
δ0
 (3.3)
where δ is the variable being transformed and θ is the rotating phasor angle. Note the
0 -axis component represents the common mode current which has a zero magnitude
for three phase three wire systems.
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Figure 3.5: Structure of a synchronous frame current regulator, without axis decoupling.
The structure of a simple synchronous frame regulator with PI control is shown in
Fig. 3.5. The standard PI controller consists of a proportional gain for rapid dynamic
response and an integral term to eliminate steady state error. This PI controller has
the Laplace transform:
mo(s) = KP
(
1 +
1
sTr
)
(i∗(s)− i(s)) (3.4)
The synchronous reference frame is also useful for higher level control of grid
connected converters. For example, if θ is synchronised to be in phase with the
grid voltage the real and reactive currents can be commanded independently (i.e.
the direct component represents the real power, while the quadrature component
represents the reactive power).
Stationary Reference Frame
The stationary reference frame treats the currents as time varying sinusoidal
quantities. This is done either as the direct abc currents, or transformed into an
orthogonal pair, called αβ (or stationary dq) [130]. As the currents are sinusoidal,
using a standard PI current regulator will result in a steady state error [60]. To
overcome this, the PR regulator can be used [60]. It is formed as a bandpass/resonant
filter with ideally infinite gain at the fundamental frequency, resulting in zero steady
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state tracking error. Use of feedforward to correct for the backEMF disturbance [15]
and algorithms to minimise delay [141] have also been shown to decrease tracking
error in stationary frame PI controllers.
When using the abc reference frame there are generally only 2 degrees of freedom,
as the output currents will sum to zero (given an isolated neutral) [15], viz:
ia + ib + ic = 0 (3.5)
This means only two out of the three currents need to be regulated [15]. The third
phase output modulation command is the negative sum of the other two, as the sum
of the output voltages must equal zero, viz:
m∗oc = −(m∗oa +m∗ob) (3.6)
For this reason, current regulation in the stationary reference frame can be performed
in a similar manner to a single phase inverter. For a single phase system only one
PR current regulator is required, as this system has only a single degree of freedom
in the current. This equivalence is shown in detail in the next section.
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Figure 3.6: Structure of a stationary frame current regulator.
The structure of a standard three phase stationary frame regulator with PR control
is shown in Fig. 3.6. The difference between this and the synchronous frame regulator
(refer to Fig. 3.5) is that now the PR regulator acts directly on the sinusoidal abc
quantities, instead of on the transformed dq quantities. The basic PR controller is
defined by the following Laplace equation [60]:
mo(s) = KP
(
1 +
s
Tr (s2 + ω20)
)
(i∗(s)− i(s)) (3.7)
Stationary Frame Single Phase and Three Phase Equivalence
While this thesis uses three phase systems throughout, it often develops models
based on their equivalent single phase systems. Therefore it is important to show
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the equivalence between single phase and three phase stationary frame systems, for
the current regulator. This can be done using an ‘‘average model’’ representation
of the grid connected converter in Fig. 3.1, as shown in Fig. 3.7, where the VSI is
represented as its per phase average time varying quantities Vox(t).
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Figure 3.7: Three phase average model of VSI showing two independent current loops.
Using Kirchhoff’s Voltage Law (KVL) the differential equations for each current
loop can be derived as follows:
0 = Vob(t)− Voa(t) + 2ia(t)R + 2Ldia(t)
dt
+ ic(t)R + L
dic(t)
dt
+ Ea(t)− Eb(t)
(3.8a)
0 = Vob(t)− Voc(t) + 2ic(t)R + 2Ldic(t)
dt
+ ia(t)R + L
dia(t)
dt
+ Ec(t)− Eb(t) (3.8b)
Summing together (3.8a) and (3.8b) yields:
0 = 2Vob(t)− Voa(t)− Voc(t) + 2R(ia(t) + ic(t)) + 2Ldia(t)
dt
+ 2L
dic(t)
dt
+ Ea(t) + Ec(t)− 2Eb(t) (3.9)
Given the converter phase leg voltages, currents and backEMF will sum to zero,
the following equations:
−ib(t) = ia(t) + ic(t) (3.10a)
−Vob(t) = Voa(t) + Voc(t) (3.10b)
−Eb(t) = Ea(t) + Ec(t) (3.10c)
can be substituted into (3.9), to yield:
Vob(t) = Rib(t) + L
dib(t)
dt
+ Eb(t) (3.11)
Similar equations can be derived for the other two phases, viz:
36
Chapter 3. Discrete Time AC Current Regulation
 
LRi
Vo
E
Figure 3.8: Single average model of VSI with a single current.
Voa(t) = Ria(t) + L
dia(t)
dt
+ Ea(t) (3.12)
Voc(t) = Ric(t) + L
dic(t)
dt
+ Ec(t) (3.13)
A single phase average model with an RL load and backEMF is shown in Fig. 3.8.
Its differential equation is also derived using KVL, viz:
0 = −Vo(t) + i(t)R + Ldi(t)
dt
+ E(t) (3.14)
Vo(t) = Ri(t) + L
di(t)
dt
+ E(t) (3.15)
A comparison of (3.11), (3.12), (3.13) and (3.15) shows that the current in each
phase of the three phase system is independently determined by its phase voltage,
in the same manner as for the single phase system. Of course this is only true for
simple balanced three phase loads [141], which is valid for three phase grid connected
converters as the line filter is generally a balanced filter. Hence with regards to
current regulator development, this result means that a three phase stationary frame
system with only two phase current regulators can be analysed using its equivalent
single phase circuit.
Generating the Reference Currents
The outer controller (refer to Fig. 3.1) is responsible for generation of the reference
current waveforms; the type of this controller will depend on the role of the converter.
When operating as an inverter or an active rectifier the system is required to generate
or use real power. In the case of a STATCOM neither a DC source nor a load are
present as the inverter is only required to deliver reactive power to the grid [142].
Active rectifiers and STATCOMs require regulation of the DC bus voltage as there
is no DC source supporting it. This is usually performed with an outer PI regulator
generating a direct (in phase) current command i∗d [14,19,53,54,67,71--73,80,143].
This loop is usually tuned an order of magnitude slower than the inner current loop
to avoid dynamic interaction.
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For this thesis, the arbitrary reactive current requirement is generated with a
quadrature (orthogonal) current command i∗q. The direct and quadrature commands
are then transformed into the requisite abc commands, using a dq to abc transform
(3.3), as required for the stationary frame current regulator. This controller is shown
in Fig. 3.9.
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Figure 3.9: DC bus voltage regulation for STATCOM with arbitrary reactive current
command.
Digital PWM and Synchronous Sampling
Many modern power electronic systems use a digital microcontroller for current
regulation and PWM. In a digital system, the current is sampled by an analogue
to digital converter (ADC) and the control calculations are performed by the
microcontroller. The resultant modulation command is compared against a hardware
counter (the triangular carrier) to generate the switch commands. In this thesis
the PWM hardware is configured as asymmetric regularly sampled PWM, but
other methods such as symmetric PWM and sawtooth carriers also use the same
concepts [130].
Both the digital sampling process and digital PWM introduce time delays into
the system. Figure 3.10 shows the current regulator sampling process. The current
is sampled twice for every PWM carrier interval (T = 1
2fc
), at the peak and trough
of the carrier, this is called synchronous sampling. This approach eliminates the
switching current ripple from the current samples without requiring low pass filtering
or complex ripple elimination filters [14, 144]. The delay that this mechanism
introduces is called the sampling delay, and is a zero order hold (ZOH) process [145].
Figure 3.10 also shows the modulator transport delay mechanism. At time step
‘‘k’’, the sampled current ‘‘i(k)’’ is used to calculate the PWM reference value ‘‘m(k)’’.
However, to avoid the possibility of unwanted intermediate PWM transitions, such
as can occur with multi-sampled strategies [144], ‘‘m(k)’’ is not applied to the
modulator until time ‘‘(k + 1)’’. This process creates a one sample time step delay
in the modulator output voltage.
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Figure 3.10: Delay introduced by asymmetric PWM and the synchronous sampling
processes.
Together these delays result in a total time delay of one and a half sampling
cycles (Td = 1.5T ) and can be expressed in terms of the switching frequency as
Td = 0.75fsw; they are collectively referred to as PWM transport delay. These delays
can be modelled in the current regulator and plant dynamics in continuous time
using an exponential delay model, or in discrete time with a ZOH and unit step
delay. These modelling processes are shown in the next two sections, which will
exemplify the importance of delay on system stability and regulator gain selection.
Techniques to reduce this system delay by pre-sampling [14, 141, 144], or by
over-sampling at rates above the switching frequency [146], have been proposed in
the literature. While they do achieve an improved controller bandwidth they can
also degrade system robustness to parameters error, and can require sophisticated
digital pre-filters to prevent the current regulator reacting to current switching ripple
components [14,146].
Continuous Time Regulator Development
The development of a current regulator begins by representing the current regulated
converter in Fig. 3.1 as a single phase average model block diagram form as shown
in Fig. 3.11, with a controller Gc(s), inverter Ginv(s) and plant Gp(s). This system
model can be used to explore the steady state and transient characteristics of the
system, for both PI and PR regulators. Optimal regulator gain selection can then be
performed using frequency domain analysis.
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i(s)i*(s) Gc(s)
Vo(s)
Ginv(s) Gp(s)
mo(s)
Figure 3.11: Block diagram of continuous time regulator.
The continuous time plant equation is developed by first taking the Laplace
transform of the per phase differential equation (3.15), yielding:
i(s) =
1
R
(
1
1 + sTp
)
(Vo(s)− E(s)) (3.16)
where Tp = L/R is the plant time constant. BackEMF can be neglected in this
dynamic model as it acts as a disturbance input and does not influence the closed
loop dynamics [15], giving the final plant equation:
Gp(s) =
i(s)
Vo(s)
=
1
R
(
1
1 + sTp
)
(3.17)
The converter is modelled as the gain of the modulator (the DC bus voltage VDC)
together with a model of PWM transport delay. The two continuous time options
available for modelling the delay are using a Pade approximation or the exponential
representation. The Pade approximation represents the delay as a first order pole
and is commonly used in s-domain literature [13]. The exponential form e−sTd more
accurately represents the delay as its phase shift effect and is used here [15, 145].
The input to the converter is the phase modulation command mo and the output is
the average phase output voltage Vo.
Ginv(s) =
Vo(s)
mo(s)
= VDCe
−sTd (3.18)
The forward path gain with the standard PI controller GcPI is given by
combining (3.17), (3.18) and the PI controller equation (3.4), to give:
GcPI(s)Gp(s)Ginv(s) =
KPVDC
R
(
1
1 + sTp
)(
1 +
1
sTr
)
e−sTd (3.19)
while the forward path gain with the standard PR controller GcPR is given by
combining (3.17), (3.18) and the PR controller equation (3.7), to give:
GcPR(s)Gp(s)Ginv(s) =
KPVDC
R
(
1
1 + sTp
)(
1 +
1
Tr (s2 + ω20)
)
e−sTd (3.20)
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These equations can now be used for open loop Bode analysis to demonstrate the
effects of PWM transport delay on system stability.
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Figure 3.12: Bode response of L filter with standard PI controller.
Figure 3.12 shows how the PWM transport delay effects the forward path open
loop response, for an exemplary PI system. The plot is shown with (Td = 0.75fsw)
and without (Td = 0) transport delay. The phase response without delay never
tracks below −180◦, and in fact asymptotes to −90◦. Thus any value of proportional
gain KP will provide a stable response.
2 In contrast, with PWM transport delay the
phase continues to track negative as the frequency increases. If this phase response
has tracked below −180◦ before the crossover frequency the system will be unstable.
The three magnitude responses in Fig. 3.12 show that the proportional gain simply
increases the magnitude response without changing the plot shape.
The target objectives of gain selection are to maximise KP and minimise Tr
(maximise integrator gain), with the knowledge that PWM transport delay limits
the allowable system gain. From Fig. 3.12 the chosen value of KP should coincide
with the required crossover frequency ωc. The required crossover frequency can be
determined by the desired phase margin φm, given s = jωc [15].
2For a system of this order, an unstable response is characterised by the 0dB crossover frequency
occurring after the phase response crosses −180◦ [15].
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The phase angle of the forward path gain (3.19) at the crossover frequency ωc is
given by:
∠{GcPI(s)Gp(s)VDCe−sTd} = ∠
{
KPVDC
RTr
(1 + sTr)e
−sTd
s(1 + sTp)
}
= −pi + φm
= tan−1(ωcTr)− pi
2
− ωcTd − tan−1(ωcTp) (3.21)
Invariably, the system crossover frequency will be well above the plant pole
frequency, hence the angular contribution of the plant dynamics will be tan−1(ωcTp) ≈
pi/2. Thus, from (3.21):
φm ≈ tan−1(ωcTr)− ωcTd (3.22)
Assuming that the PI zero is selected to occur approximately a decade below
the crossover frequency, to ensure a minimal amount of phase contribution at the
crossover frequency, i.e. tan−1(ωcTr) ≈ pi/2, the required crossover frequency for a
given phase margin is:
ωc =
pi/2− φm
Td
(3.23)
The magnitude of KP that gives this crossover frequency can now be found by
setting the open loop gain (3.19), at s = jωc, to unity, viz:
KPVDC
R
∣∣∣∣ 11 + jωcTp
∣∣∣∣ ∣∣∣∣1 + 1jωcTr
∣∣∣∣ ∣∣e−jωcTd∣∣ = 1 (3.24)
and solving for KP :
KP =
RTr
VDC
ωc
√
1 + ω2cT
2
p
1 + ω2cT
2
r
(3.25)
If ωcTp  1 and ωcTr  1, as is usually the case for a typical grid connected VSI,
this reduces to:
KP =
ωcL
VDC
(3.26)
Finally, the integral time constant can be set to ensure its phase contribution is
minimal by making tan−1(ωcTr) ≈ pi/2 (say 85◦) [15], viz:
Tr =
10
ωc
(3.27)
Once the required phase margin has been chosen, the gains required to achieve this
can be deterministically calculated using (3.23), (3.26) and (3.27). These calculations
are only dependent on the series inductance of the plant, desired crossover frequency,
DC bus voltage and PWM transport delay.
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Figure 3.13: Comparison of the standard PI and PR controllers in continuous time with
the same optimised gains.
As the system crossover frequency is set by the proportional gain, and not the
dynamics of the integrator, the same equations can be applied to a system using
a PR controller [15, 133]. The frequency response bode plots of the forward path
gain of a PI regulated system (3.19) and PR regulated system (3.20), with gains
calculated to achieve a phase margin of 45◦, are shown in Fig. 3.13. This figure
shows that both controllers achieve the same system crossover frequency and the
same phase margin, confirming the validity of the gain selection method for both a
PI and a PR regulator.
Discrete Time Regulator Development
The control block diagram of a discrete time regulator is shown in Fig. 3.14, with a
controller Gc(z), inverter Ginv(z) and plant Gp(z). A significant difference between
this and the continuous time model (refer to Fig. 3.11) is that the delay is split into
its two components. The transport delay is explicit in the inverter model, while the
sampling delay is implicit in the ZOH transformation used for the plant model.
The discrete time plant model is found by taking the ZOH transformation [145]:
G(z) =
[
1− z−1]Z {G(s)
s
}
(3.28)
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i(z)i*(z) Gc(z)
Vo(z)
Ginv(z) Gp(z)
mo(z)
Figure 3.14: Block diagram of continuous time regulator.
of the plant transfer function (3.16), yielding:
i(z) =
1
R
1− e−T/TP
z − e−T/TP (Vo(z)− E(z)) (3.29)
Again, backEMF can be neglected in the dynamic model, to give the final plant
equation:
Gp(z) =
i(z)
Vo(z)
=
1
R
1− e−T/TP
z − e−T/TP (3.30)
The converter is then modelled as the gain VDC and unit step delay z
−1:
Ginv(z) =
Vo(z)
mo(z)
= VDCz
−1 (3.31)
Next, in order to incorporate the regulators into the model, the PI and PR
equations must be discretised. For the PI controller this is straight forward as the
integrator is formed using the forward Euler method [145], while for the PR equation
it is more complex. The discretised form of the PI controller (3.4) is given as:
GcPI(z) = KP
(
1 +
1
Tr
T
(z − 1)
)
(3.32)
The discretisation method used for the PR controller has been shown to have
a significant impact on its performance [147]. The ideal transform method to use
is Tustin with prewarping, since recent work [147] has demonstrated that this
transform precisely preserves the location of the controller resonant poles. Applying
this transformation [145]:
s← ω0
tan
(
ω0T
2
) z − 1
z + 1
(3.33)
to (3.7) yields the discrete time controller:
GcPR(z) = KP
(
1 +
1
Tr
sin (ω0T )
2ω0
z2 − 1
z2 − 2cos (ω0T ) z + 1
)
(3.34)
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Figure 3.15: Standard PI and PR controllers in discrete time compared with their
continuous time models.
The forward path transfer functions for the PI and PR controllers are now given
as:
GcPI(z)Gp(z)Ginv(z) =
KPVDC
zR
(
1− e−T/TP
z − e−T/TP
)(
1 +
1
Tr
T
(z − 1)
)
(3.35)
GcPR(z)Gp(z)Ginv(z) = (3.36)
KPVDC
zR
(
1− e−T/TP
z − e−T/TP
)(
1 +
1
Tr
sin (ω0T )
2ω0
z2 − 1
z2 − 2cos (ω0T ) z + 1
)
The gains calculated for the continuous time models are now applied to the discrete
time models in order to demonstrate their equivalence. The frequency response Bode
plots of the forward path gain of a PI regulated system (3.35) and PR regulated
system (3.36) are shown in Fig. 3.15. This result shows that the discrete time model
matches the response of the continuous time model up to the Nyquist sampling
frequency limit and that the previous gain selection method is also valid for a discrete
time controller [133]. It can be concluded that when designing a standard PI or
PR controller it does not matter if continuous time or discrete time analysis is
used, as long as PWM transport delay is fully accounted for in the system model.
However, there are other advantages to the use of discrete time analysis, which will
be discussed in the next section.
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3.2 Discrete Time State Feedback Current
Regulation
The previous section has shown that continuous time and discrete time analysis
produce essentially the same result for a standard PI or PR current regulator, when
used for an L filtered system. It was also shown that transport delay contributes
an extra unit step delay when modelled in discrete time. This section uses this
recognition to develop two discrete time state feedback regulators to overcome
the PWM transport delay limitation, by recognising that this unit step delay is
both deterministic and contributes an additional state variable to the discrete time
dynamic model of the converter-load system. This enables the use of a wealth
of methodologies to optimally trade-off between controller bandwidth and system
robustness, such as full state feedback control.
Two state feedback current regulators are developed for AC inverter systems with
L filters to illustrate the benefits of and an in-depth understanding of discrete time
modelling and regulator development. The first regulator is a stationary frame PI
controller, where it is known that the delay limits the available proportional gain
and results in significant steady state tracking error. State feedback regulation is
used to deliver a greater amount of controller gain and thus reduce steady state
tracking error. The second controller is a stationary frame PR controller for a system
with a low PWM pulse ratio (i.e. low ratio of switching frequency to fundamental
frequency). The low pulse ratio dramatically limits control bandwidth due to very
large delays, while the state feedback approach enables a higher bandwidth controller
and significantly faster dynamic response.3
3.2.1 State Feedback PI Regulation
i*(z)
Controller
Σ
mo(z)
Ε(z)
Load Model
R
1 1 - e -T/Tp
z - e-T/Tp
Gp(z)Gc(z)
KP
ΣKI Σz -1Tz - 1 VDC
i(z)
Inverter Model
Figure 3.16: Standard stationary frame PI current regulator.
The conventional architecture of a stationary frame linear feedback current
regulator modelled in the Z-domain is illustrated in Fig. 3.16. For a simple PI
3The material contained in this section was first published by the author in [1], [2], [3] and [5].
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current regulator, the controller Gc(z) takes the form (from (3.32)):
GcPI(z) = KP +KI
T
z − 1 (3.37)
where KI = KP/Tr. The plant is given in (3.30), while the inverter model is given
by (3.31).
Examination of (3.29), (3.31) and (3.37) shows that the control system of Fig. 3.16
contains three discrete time state variables, i.e. the integrator in Gc(z), the inverter
current and the PWM transport delay. Observe, however, that the controller
architecture incorporates the feedback of only the integrator, via the gain KI and
also the measured inverter current, via the gain KP . As such the achievable closed
loop pole locations are constrained with this type of control structure [145].
i*(z)
Controller
Σ
mo(z)
Ε(z)
Load Model
R
1 1 - e -T/Tp
z - e-T/Tp
Gp(z)Gc(z)
Kp
ΣKI Σz -1Tz - 1 VDC
i(z)
Inverter Model
Σ
KT
Delay Prediction 
and Feedback
VDC
V(z)^
z -1
GT(z)
Figure 3.17: State feedback controller with integrator.
In contrast, if the PWM transport delay could be incorporated into the control
law this would result in full state-feedback. This would introduce sufficient degrees
of freedom into the control law to allow free selection of all closed loop pole locations
[145]. Such a control architecture would be characterised by guaranteed stability,
and would in principle allow the closed loop bandwidth of the system to approach
the Nyquist limit. Fig. 3.17 shows the proposed state feedback controller architecture
that achieves this objective. While PWM transport delay is not directly measurable,
it is predicted according to (3.31) as:
Vˆo(z) = z
−1VDCmo(z) (3.38)
This estimator is then fed back via the gain KT . From Fig. 3.17, a Z-domain
expression for the inverter output current for such a control system is obtained as:
i(z)
i∗(z)
= (3.39)
(VDC/R)
(
1− e−T/TP ) (KP z +KIT −KP )
(z − e−T/TP ) (z +KTVDC)(z − 1) + (VDC/R) (1− e−T/TP ) (KP z +KIT −KP )
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It is immediately apparent that the denominator in (3.39) is a third order equation
with three degrees of freedom (i.e. the controller gains). Equation (3.39) can now be
used to design controller gains using pole placement principles.
Pole Placement Design
Controller synthesis via pole placement proceeds by first selecting the desired
pole locations that correspond to the dynamic performance targets for the system,
and then calculating the controller gains that achieve this placement. Two possible
placement strategies exist for the third order system using a PI controller (3.39).
The first is the deadbeat solution, in which all three poles are located at the origin.
While this method ensures the fastest transient response, it is not recommended
since deadbeat strategies are well recognised to increase the controller sensitivity
to measurement noise, and also reduce the controller robustness to parameter
variation [14,148]. The second approach is more conservative, and recognises that
one pole p1 must be real valued while the remaining two poles, p2 and p3, can form
a complex conjugate pair. These can be selected from a given natural frequency ωn
(approximately the desired controller bandwidth) at the given damping ratio ζ, i.e.:
p2,3 = e
−ζωnT [cos (ωdT )± jsin (ωdT )] (3.40)
where ωd = ωn
√
1− ζ2.
The controller gains are found by equating the denominator of (3.39) with the
prototype characteristic equation with the poles p1, p2 and p3, viz:
(z − p1)(z − p2)(z − p3) = (3.41)(
z − e−T/TP ) (z +KTVDC)(z − 1) + VDC
R
(
1− e−T/TP ) (KP z +KIT −KP )
Equating the coefficients of z2, z1 and z0 yields the following linear system of
equations: 0 VDC 0VDCR (1− e−T/Tp) −VDC (1 + e−T/Tp) 0
−VDC
R
(
1− e−T/Tp) VDCe−T/Tp T VDCR (1− e−T/Tp)

 KPKT
KI

=
 1 + e
−T/Tp − p1 − p2 − p3
p1p2 + p1p3 + p2p3 − e−T/Tp
−p1p2p3
 (3.42)
Solving this yields the closed form expressions for the controller gains:
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KP =
1 + e−T/Tp + e−2T/Tp − (1 + e−T/Tp) (p1p2p3) + p1p2 + p1p3 + p2p3
VDC
R
(1− e−T/Tp) (3.43a)
KT =
1 + e−T/Tp − p1 − p2 − p3
VDC
(3.43b)
KI =
1− p1 − p2 − p3 + p1p2 + p1p3 + p2p3 − p1p2p3
T VDC
R
(1− e−T/Tp) (3.43c)
Upon substitution of (3.40) into expressions (3.43), and after some algebra, the
following closed form expressions are obtained:
KP =
e−2ζωnT + e−T/Tp + 2cos (ωdT ) e−ζωnT
(
p1 − 1− e−T/Tp
)− (1 + e−T/Tp) (p1 − 1)
VDC
R
(1− e−T/Tp)
(3.44a)
KT =
1 + e−T/Tp − 2cos (ωdT ) e−ζωnT − p1
VDC
(3.44b)
KI =
(p1 − 1)
(
2cos (ωdT ) e
−ζωnT − e−2ζωnT − 1)
T VDC
R
(1− e−T/Tp) (3.44c)
Gain calculation using (3.44) now proceeds by selecting ωn, ζ and p1 so as to
achieve the best trade off between the competing control objectives (i.e. rapid
transient response, small steady state tracking error and low sensitivity to both
measurement noise and parameter uncertainty.) The damping ratio ζ must typically
be selected within the range 0.4 < ζ < 0.7, so as to restrict the transient overshoot
between 5% and 25%.
While it is theoretically possibly to choose a natural frequency ωn up to the Nyquist
limit (pi/2), it is recommended to restrict it to the range 0.2pi/T < ωn < 0.5pi/T so
as to constrain the system gain and prevent current overshoots. However, the upper
limit of this range is still up to three times larger than the maximum controller
bandwidth achievable with the basic PI controller.
The real pole value p1 has a strong influence on the system gain. Observe from
(3.44c) that as p1 → 1 the integral gain KI vanishes. While, as p1 → 0 the
proportional gain will become quite large, with a KP up to six times larger than is
achievable for the basic PI controller. The real pole is therefore the most important
parameter to adjust balancing the controller sensitivity against transient and steady
state performance requirements.
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Figure 3.18: Simulated unstable response of state feedback PI standard antiwindup
strategy.
Practical Stability Considerations
Practical inverters have a non-linear characteristic due to saturation of the PWM
process. In a conventional current regulator this can lead to degradation of the
closed loop transient response as the dynamic states in the controller (primarily the
integrator) wind-up to very large values. Generally this problem is solved using
anti-windup methods such as the ‘‘integrator freeze’’ strategy which suspends the
integral action until the PWM command returns from saturation [149,150]. However
for the proposed pole placement controller, the PWM saturation non-linearity has
a more severe effect, since the much higher proportional gain can lead to system
instability. Figure 3.18 illustrates this effect with a switched simulation of a current
regulated VSI (with the parameters given in Table 3.1), that implements the control
system of Fig. 3.17.
Figure 3.19 presents an alternative implementation of the proposed pole placement
regulator, incorporating an improved anti-windup strategy [145]. The basis of
this strategy is that all dynamic states in the controller should be driven by the
constrained plant input, rather than the unconstrained controller error (i.e. all
system states have knowledge of the PWM saturation non-linearity ensuring stability
is retained).
This structure can be achieved by separating the controller into a simple feed-
through gain g∞ = KP and the controller dynamics. The dynamics are placed in the
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Table 3.1: PI controller system parameters.
Circuit Parameter Value
Filter Inductor (L) 18mH
Filter Resistance (R) 1Ω
Switching Frequency (fsw) 5kHz
Sample Frequency (fsamp) 10kHz
Sample Period (T ) 100µs
Fundamental Frequency (f0) 50Hz
DC Bus Voltage (2VDC) 200V
BackEMF (E) 50Vrms
Calculated Gains
Standard PI
φm = 60
◦
KP = 0.63A
−1 KI = 219A−1s−1 ωc = 0.11pi/T
State Feedback PI - Option 1
ζ = 0.7 ωn = 0.4pi/T p1 = 0.6
KP = 2.23A
−1 KT = 0.0088V −1 KI = 4727A−1s−1
State Feedback PI - Option 2
ζ = 0.7 ωn = 0.4pi/T p1 = 0.0
KP = 3.38A
−1 KT = 0.015V −1 KI = 11816A−1s−1
Anti-Windup Controller
Σ g
[Gc(z)GT(z)]-1- g -1
i*(z) Σ
mo(z)
Ε(z)
Load Model
R
1 1 - e -T/Tp
z - e-T/Tp
Gp(z)
Σz -1 VDC
i(z)
Inverter Model
Figure 3.19: State feedback PI controller with alternative antiwindup.
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Figure 3.20: Simulated stable response of state feedback PI system with improved
antiwindup strategy.
antiwindup feedback path, and are given by:
[GCGT (z)]
−1 − 1
g∞
=
z (KTVDC −KIT/KP )−KTVDC
z2KP − z (KP −KIT ) (3.45)
The simulated response of the state feedback PI controller with the improved
anti-windup is shown in Fig. 3.20. The response is stable and unaffected by PWM
saturation that occurs at the reference step at 25ms. Furthermore the steady state
error is negligible, confirming the performance benefits of the state feedback controller
over the standard PI controller.
PWM saturation is not the only practical consideration for a current controller,
it must also be robust to plant parameter variations. It is well known that high
gain current regulators are often characterised by poor robustness to inductance
variation [10, 14, 148]. Hence, it is reasonable to question whether the state feedback
regulator will be similarly affected.
To explore this issue the loci of the closed loop system poles were numerically
calculated (using MATLAB) for both the standard PI and state feedback PI current
regulators, as a function of load inductance. These plots are drawn in Figs. 3.21a
and 3.21b. The blue poles show the nominal pole locations, while red and green
branches show how these poles move towards the stability boundary as the inductance
increases and decreases, respectively. It can be seen that both current regulators have
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(a) Standard PI controller.
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Figure 3.21: Root loci for variation in load inductance showing stability limits.
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similar robustness, and will go unstable only after a significant decrease inductance
(i.e. the Standard PI is stable for L > 0.34Lnom, while the state feedback PI regulator
is stable for L > 0.61Lnom). Neither system became unstable for any reasonable
value of increased inductance. This suggests the state feedback controller is a viable
practical option.
54
Chapter 3. Discrete Time AC Current Regulation
3.2.2 State Feedback PR Regulation
i*(k)
Controller
Σ mo(k)
Ε(k)
ie(k) i(k)
Inverter - Load Dynamic Model
x(k+1)=Ap x(k)+Bpm(k)+ ΓpΕ (k) 
i(k) = Cp x(k)
Gc(z)
Kp
ΣKr Gr(z)
Figure 3.22: Standard stationary frame PR current regulator.
A conventional stationary frame PR current regulator can be modelled using a
discrete time state space representation as shown in Fig. 3.22. The controller is now
the PR controller (defined by(3.34)):
GcPR(z) = KP +Kr
sin (ω0T )
2ω0
z2 − 1
z2 − 2cos (ω0T ) z + 1 (3.46)
where Kr = KP/Tr. The plant is that given in (3.30), while the inverter model is
given by (3.31).
Examination of controller and plant equations (3.29), (3.31) and (3.46) now reveal
that there are four discrete state variables and the control law of (3.34) has only two
degrees of freedom (i.e. KP and Kr), which limits the control system performance.
If all four states can be fed back full state feedback control is, again, possible [145].
A control system with these properties will now be developed for the PR controller.
ie(k)i*(k)
Controller Dynamic States
Σ
K1
VDC z-1
mo(k)Σ
Vo(k)^K2
Ε(k)
i(k)
Delay Estimation and Feedback
Inverter - Load Dynamic Model
x(k+1)=Ap x(k)+Bpm(k)+ ΓpΕ (k) 
i(k) = Cp x(k)
w1(k)
w2(k)
w(k+1) = Acw(k)+Bce(k) 
y(k) = Cc w(k) K4
K3
Figure 3.23: State feedback controller with resonance.
Figure 3.23 shows the proposed new controller architecture, incorporating the
gains K1 to K4 that are required for complete state feedback. A state space model
is required for development of this architecture. Combining (3.29) and (3.31) gives
a discrete time state space model of the system, with an input PWM signal m(k), a
disturbance backEMF E(k), and the current i(k) and delay Vo(k) states:
x (k + 1) = Apx(k) + Bpmo(k) + ΓpE(k)
i(k) = Cpx(k)
(3.47a)
where:
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x(k) =
[
i(k) Vo(k)
]T
(3.47b)
Ap =
[
e−T/TP 1
R
(
1− e−T/TP )
0 0
]
(3.47c)
Bp =
[
0
VDC
]
(3.47d)
Γp =
[
− 1
R
(
1− e−T/TP )
0
]
(3.47e)
Cp =
[
1 0
]
(3.47f)
The controller transfer function of (3.34) must be expressed in state space form to
allow the internal controller states to be fed back as part of the control law. Using a
controller canonical realisation, (3.46) can be written as:
w (k + 1) = Acw(k) + Bci
e(k)
y(k) = Ccw(k)
(3.48a)
where:
x(k) =
[
w1(k) w2(k)
]T
(3.48b)
Ac =
[
cos (ω0T ) −1
1 0
]
(3.48c)
Bc =
[
T
0
]
(3.48d)
Cc =
[
1 0
0 1
]
(3.48e)
It is commented that, in forming (3.48), the zeros of (3.46) have been neglected
because the control system of Fig. 3.23 requires only that the resonant poles are
accurately represented (the zeros are irrelevant). This is a significant advantage
of the state feedback approach since, in [147], it was shown that the particular
discretisation strategy adopted to realise GcPR(z) can significantly alter the location
of the controller poles and zeros, and the current regulator response can degrade
substantially as a consequence.
Using the state feedback approach, the resonant poles are exactly in their desired
location, and the zeros are located optimally based on the gain tuning. It should also
be recognised that, in implementation terms, the control systems of Figs.3.22 and 3.23
are equivalent in that they both require only one current sensor per controlled phase
to synthesise the modulation signal mo(k).
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The final model for this regulator is given by combining the inverter-plant dynamics
(3.47) and the resonant dynamics (3.46), resulting in a fourth order state space model,
viz:
x˜ (k + 1) = A˜x˜(k) + B˜mo(k) + Γ˜E(k)
i(k) = C˜x˜(k)
(3.49a)
where:
x˜(k) =
[
x(k)
w(k)
]
(3.49b)
A˜ =
[
Ap 0
−BcCp Ac
]
(3.49c)
B˜ =
[
Bp
0
]
(3.49d)
Γ˜ =
[
Γp
0
]
(3.49e)
C˜ =
[
Cp 0
]
(3.49f)
This model may now be used for system analysis and gain selection.
LQR Gain Optimisation
Discrete Linear Quadratic Regulator (LQR) theory will be used to optimise the
feedback gains K1 to K4 for the state feedback PR controller [145]. This approach
has several advantages over other pole placement strategies (e.g. Ackerman’s
Formula [145]) since it eliminates the need to manually choose desired pole locations,
as the PR regulator has four system poles in contrast to only 3 of the PI regulator.
LQR allows the designer to easily trade off system performance against robustness
to plant parameter variation. Gain design via LQR theory proceeds by minimising
the objective function J , which is defined as:
J =
1
2
∞∑
k=0
[
x˜T (k)Qx(k) +mo(k)Rmo(k)
]
(3.50)
given (3.49) and for the input modulation command (the control law from Fig. 3.23)
of:
mo(k) = −K1i(k)−K2Vˆo(k)−K3w1(k)−K4w2(k) (3.51)
The 4× 4 diagonal matrix Q = diag [q11, q22, q33, q44] and scalar R are weighting
coefficients that force the LQR minimisation routine to prioritise particular states or
inputs and hence set the controller response characteristics. R can be immediately
set to unity since there is only one plant input mo(k).
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Table 3.2: PR controller system parameters - 50Hz System.
Circuit Parameter Value
Filter Inductor (L) 18mH
Filter Resistance (R) 1Ω
Switching Frequency (fsw) 625Hz
Sample Frequency (fsamp) 1250Hz
Sample Period (T ) 800µs
Fundamental Frequency (f0) 50Hz
DC Bus Voltage (2VDC) 200V
Calculated Gains
Standard PR
φm = 60
◦
KP = 0.0785A
−1 KR = 3.427A−1s−1 ωc = 436.3rad/s
State Feedback PR
K1 = 1.227A
−1 K2 = 3.342× 10−3V −1
K3 = 77.71A
−1s−1 K4 = −80.31A−1s−1
Weightings q33 and q44 are set by recognising that the controller resonance required
to eliminate AC steady state error results from cross-coupling between the controller
state variables w1(k) and w2(k). Only one of these variables needs to be weighted, so
q44 can be set to zero. Next, q33 must be made quite large relative to R (i.e. ≈ 107 so
that K3 and K4 become sufficiently large to achieve an acceptable transient settling
time. Finally the inverter-load state variable weights are generally set much smaller
(i.e. q11 ≈ 1 and q22 ≈ 10−4) to ensure that the controller overshoot is acceptable
(< 15%).
Two sets of system parameters are used to explore the state feedback PR regulator.
These are listed in Tables 3.2 and 3.3, along with the gains for a standard PR
system and the proposed state feedback PR system. These systems have a low PWM
pulse ratio, the ratio of switching pulses in a fundamental cycle, of 12.5. These
types of systems, commonly seen for high power applications, significantly limit the
bandwidth of the standard PR controller and are provided as an example where
state feedback control has substantial benefit.
It is clear that the state feedback PR controller gains are substantially higher than
that for the standard PR controller. Ratios of K1/KP = 15.6 and K3/Kr = 22.6 for
the 50Hz system; K1/KP = 6.2 and K3/Kr = 27.7 for the 400Hz system are shown.
However these values are not true indicators of relative controller performance. This
is partly because the resonant terms defined for the PR controller (3.34) and for the
state feedback controller (3.48) do not have the same output gain. Also, the delay
estimation feedback loop is an attenuator at low frequencies. Hence, to meaningfully
measure the relative performance of both controllers the frequency response of the
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Table 3.3: PR controller system parameters - 400Hz System.
Circuit Parameter Value
Filter Inductor (L) 6mH
Filter Resistance (R) 1Ω
Switching Frequency (fsw) 5kHz
Sample Frequency (fsamp) 10kHz
Sample Period (T ) 100µs
Fundamental Frequency (f0) 400Hz
DC Bus Voltage (2VDC) 200V
Calculated Gains
Standard PR
φm = 60
◦
KP = 0.2094A
−1 KR = 73.11A−1s−1 ωc = 3491rad/s
State Feedback PR
K1 = 1.305A
−1 K2 = 9.818× 10−3V −1
K3 = 2023A
−1s−1 K4 = −2051A−1s−1
forward path gains should be used. The forward path transfer function of the
standard PR controller is given in (3.36). For the forward path transfer function of
the state feedback PR controller, the equivalent controller transfer function must
first be derived by combining the control law of (3.51) with the equivalent transfer
function form of (3.48), to yield:
Gc(z) =
mo(z)
ie(z)
=
[
z
z +K2VDC
] [
K1 − K3Tz +K4T
z2 − 2cos (ωoT ) z + 1
]
=
z3K1 − z2 (2cos (ωoT )K1 +K3T ) + z (K1 −K4T )
(z +K2VDC) (z2 − 2cos (ωoT ) z + 1)
(3.52)
This function is then combined with the inverter-load transfer function of (3.30) to
give the forward path gain of the state feedback controller as:
i(z)
ie(z)
= Gc(z)z
−1VDCGp(z)
=
VDC
R
[
z2K1 − z1 (2cos (ωoT )K1 +K3T ) + (K1 −K4T )
(z +K2VDC) (z2 − 2cos (ωoT ) z + 1)
] [
1− e−1/Tp
z2 − ze−1/Tp
]
(3.53)
Figure 3.24 show the resulting Bode plots for both test systems. The 50Hz
system gain has been doubled for the state feedback implementation (i.e. a 6dB
gain enhancement). More significantly, this has resulted in a doubling of the closed
loop controller bandwidth to 25% of the Nyquist limit for both the 50Hz and
400Hz systems. These properties indicate that the state feedback regulator will
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be characterised by a superior transient settling time, in addition to improved
low frequency disturbance rejection. The resonant peak also encompasses a wider
frequency range, suggesting the controller may better tolerate minor grid frequency
variations [16].
Practical Stability Considerations
In a similar manner to the state feedback PI system, the state feedback PR system
also has instability due to PWM saturation. Figure 3.25 shows this simulated effect
for the 400Hz low pulse ratio system. The state feedback regulator is initially able
to track the reference without error. At time instant t = 0ms a step change is
commanded to the reference current, causing the modulation command to saturate
and system stability is lost.
Figure 3.26 shows the same improved antiwindup strategy [145], used for the state
feedback PI case, applied to the state feedback PR controller context. Since the
state feedback controller has a relative order of zero, it can be separated into the
direct feed-through gain (readily identified as g∞ = K1) and dynamic states with
the transfer function:
1
GC(z)
− 1
g∞
=
z2 [K2VDC +K3T/K1] + z [K4T/K1 − 2cos (ω0T )K2VDC ] +K2VDC
z3K1 − z2 [2cos (ω0T )K1 +K3T ] + z (K1 −K4T )
(3.54)
The stable step response of the state feedback PR system with improved antiwindup
is now demonstrated in Fig. 3.27. This response is clearly stable with a rapid settling
time. Hence the improved antiwindup method is also valid for the state feedback
PR controller.
In order to assess the systems robustness to plant parameter variation, a set of
root loci are now presented for both of the PR controller cases. Figure 3.28 shows
the 400Hz system, while Fig. 3.29 shows the 50Hz system. The significant similarity
between the systems loci paths are due to them having the same pulse ratio and
having been designed for the same performance.
The robustness properties of the standard PR and state feedback PR are
comparable. For instance a PR controller can tolerate a reduction in nominal
inductance down to L = 0.5Lnom, compared to L = 0.62Lnom for the state feedback
PR controller at 50Hz. The standard PR controller stability is unaffected by larger
inductances, while the state feedback PR controller can tolerate up to L = 2.4Lnom
for the worst case 400Hz system.
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(b) High frequency 400Hz system.
Figure 3.24: Bode response of state feedback PR forward path gain.
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Figure 3.25: Simulated response of 400Hz low pulse ratio system with state feedback,
showing instability due to modulator saturation.
i*(k)
Anti-Windup Controller
Σ mo(k)
Ε(k)
i(k)
Inverter - Load Dynamic Model
x(k+1)=Ap x(k)+Bpm(k)+ ΓpΕ (k) 
i(k) = Cp x(k)Σ
g
[Gc(z)]-1
- 
g -1
Figure 3.26: State feedback PR controller with alternative antiwindup.
Figure 3.30 compares the simulated response of the conventional PR and state
feedback PR regulators for both a nominal and a 20% variation in plant inductance
to confirm the previous analysis. The figure shows the current error response for
a step change, where the transient performance benefits of the state feedback PR
controller can be seen. Both transient results for the standard PR and state feedback
PR are largely unaffected by the inductance variation.
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Figure 3.27: Simulated response of 400Hz state feedback PR system with improved
antiwindup strategy.
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(b) State feedback PR controller.
Figure 3.28: Root loci for variation in load inductance showing stability limits - 400Hz
system.
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(a) Standard PR controller.
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Figure 3.29: Root loci for variation in load inductance showing stability limits - 50Hz
system.
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3.2.3 Experimental Results
The developed state feedback controllers have been validated experimentally on a
three phase current regulated converter with a backEMF, with parameters listed
earlier in Tables 3.1, 3.2 and 3.3. Each system is shown with both a step-up in
current, representing a case with PWM modulator saturation and a step-down in
current, presenting dynamics without PWM modulator saturation. The current error
of phase A is generated using a DAC located on the controller board.
PI Regulator Results
Experimental results for a standard PI controller are shown inFig. 3.31a. Both the
step-up and step-down responses show a fast rise time and minimal overshoot due
to the controller gains being set to their maximum values, with a reasonable phase
margin. Despite this level of gain, the results contain a significant amount of steady
state tracking error in the current. This is because there is insufficient controller
gain at the fundamental frequency 50Hz to reject the backEMF disturbance [15], as
an integral controller is generally designed to regulate a DC quantity.
For experimentation, two state feedback regulators with varying placement of p1
are shown in Figs. 3.31b and 3.31c. For the first system the real pole is place more
conservatively (i.e. p1 = 0.6), for the second system the real pole is placed for very
high performance (i.e. p1 = 0.0). Both of these regulators show a stable response and
have quite acceptable transient performance. However, in contrast to the standard
PI controller response, the state feedback controllers show very little steady state
current error. This is because of the substantially increased proportional and integral
gains, which are only possible by using state feedback control. Thus, this type of
controller appears viable in a fully practical converter.
Careful examination of the higher performance system p1 = 0.0 (refer to Fig. 3.31c)
shows significant high frequency current ripple. This is the result of the increased
controller sensitivity to measurement noise because of the higher forward path gain.
In particular this current ripple increases significantly in the vicinity of the zero
crossings of the phase A or phase B currents. This is not surprising as it is well
known that deadtime effects give rise to large relative volt-second errors in the PWM
inverter outputs. This effect can lead to instability in classic high gain predictive
current regulators [14, 148]. For these reasons a conservative design strategy is
recommended. Placement of the real pole p1 should be carefully adjusted to ensure
that only the minimum required gain is used to achieve acceptable steady state
tracking and transient performance.
67
Chapter 3. Discrete Time AC Current Regulation
0 5 10 15 20 25 30 35 40
−6
−4
−2
0
2
4
6
Am
ps
Standard PI (φ
m
 = 60o)
 
 
Error I
a
I
a
Ib
I
c
0 5 10 15 20 25 30 35 40
−6
−4
−2
0
2
4
6
Time (ms)
Am
ps
(a) Standard PI controller.
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(b) State feedback PI (ζ = 0.7, ωn = 0.4pi/T , p1 = 0.6).
Figure 3.31: Experimental results (continued overleaf).
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(c) State feedback PI (ζ = 0.7, ωn = 0.4pi/T , p1 = 0.0).
Figure 3.31: Experimental results continued.
PR Regulator Results
Experimental state feedback PR regulators have been established for two different
low pulse ratio configurations, and each condition is compared against a standard PR
regulator. Figure 3.32 shows the 400Hz system with a 5kHz switching frequency,
while Fig. 3.33 shows the experimental results for the 50Hz state feedback controller
at a switching frequency of 625Hz.
For all systems the state feedback PR and standard PR controllers provide excellent
steady state regulation with no identifiable reference tracking error. However, the
settling time for the standard PR controller is in the order of several AC fundamental
cycles. The 400Hz standard PR controller takes approximately 4 fundamental cycles
to reach steady state, while the 50Hz controller does not reach steady state during
the captured waveform for a step-down response. This performance is because of the
low PWM pulse ratio and thus the controller bandwidth is restricted. In contrast,
the state feedback PR controllers have rapid transient responses that settle within
half an AC fundamental cycle, by virtue of its greater low frequency gain and system
bandwidth.
The low pulse ratio 50Hz controller (refer to Fig. 3.33) presents an additional
challenge for the current regulator due to the substantial current ripple. These results
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demonstrate the proposed regulators ability to perform well under a challenging high
ripple current environment. This is because of synchronous samplings, whereby the
current waveform is sampled at the point where the current with switching ripple
ripple is equal to the average current.
70
Chapter 3. Discrete Time AC Current Regulation
0 2.5 5 7.5 10 12.5 15 17.5 20
−6
−4
−2
0
2
4
6
Am
ps
Standard PR (f0=400Hz, fsamp=10kHz)
 
 
Error I
a
I
a
Ib
I
c
0 2.5 5 7.5 10 12.5 15 17.5 20
−6
−4
−2
0
2
4
6
Time (ms)
Am
ps
(a) Standard PR controller.
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(b) State feedback PR.
Figure 3.32: Experimental results - 400Hz system.
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(b) State feedback PR.
Figure 3.33: Experimental results - 50Hz system.
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3.3 Summary
This chapter has been presented in two sections. The first section provided a
review of three phase converter modulation and three phase AC current regulation,
with a focus on discrete time linear PI and PR regulators. It was shown how PWM
transport delay inherently limits system dynamic performance by restricting the
proportional and integral/resonance gains. A continuous time gain selection strategy
was demonstrated that allowed the controller gains to be deterministically calculated
from system and plant parameters. For comparison, this gain selection methodology
was also shown to be effective when using discrete time modelling.
The second section of this chapter has developed two novel discrete time state
feedback current regulators. It was shown that, when modelled in discrete time,
the PWM delay manifested as an additional state variable. Full state feedback
was achieved with feedback of the additional step delay variable. Using this result
a state feedback controller with integrator was shown to be able to overcome the
baseband gain limitation in stationary frame PI regulators. A pole placement design
strategy was used to trade off dynamic performance and tolerance to disturbances.
Experimental results showed a significant reduction in steady state tracking error,
without any loss of transient performance, when compared to the standard PI
controller. A state feedback controller with resonance was developed for a low pulse
ratio system with limited controller bandwidth. The LQR optimisation overcame
the difficulty of placing four system poles for gain selection. Experimental results
showed significantly faster current settling time compared to the bandwidth limited
standard PR controller.
The benefits of using discrete time analysis in the development of current regulators
has been demonstrated by the discussion and results in this chapter. This knowledge
can now be applied to the case of an LCL filter to develop a high performance active
damping current regulator.
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Chapter 4
Active Damping of an LCL Filter
The previous chapter has established the fundamentals of L filtered grid connected
inverters and has highlighted the benefits of modelling such systems using the
discrete time Z-domain. The thesis now moves to consider the LCL filter case using
the principles of current regulation which have now been established, including
in particular the implications of PWM transport delay. This is important for
investigating an LCL filtered system as the literature review has shown that so
far there is no clear consensus on the effects of PWM transport delay and there is
limited use of discrete time system modelling. Furthermore the literature has also
identified that the system behaviour is highly dependent on the LCL filter resonant
frequency. Consequently at present, there is no accepted overall procedure to select
an appropriate control structure nor set the optimal controller gains for a given
system.
This chapter first develops a continuous time model of an LCL filtered converter
(shown in Fig. 4.1) with closed loop current regulation to demonstrate its limitations.
These limitations are then addressed by developing a discrete time transfer function
based model that includes PWM transport delay. This model is then used to
investigate the behaviour of the single loop regulator and the dual loop capacitor
current feedback active damping regulator, using frequency response and root locus
analysis methods. These regulators are selected for analysis as it is generally
understood that a single loop controller is ineffective for adequate damping and
converter performance, while capacitor current feedback is the simplest active
damping method to implement.
The analysis identifies three resonant frequency regions of significance, they are:
• The high resonant frequency region where active damping is not required;
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Figure 4.1: Topology of a grid connected converter with LCL filter (repeated here for
clarity).
• the critical resonant frequency where capacitor current active damping is
ineffective;
• and the low resonant frequency region where active damping is mandatory.
For the two stable regions suitable controller architectures and gain selection
procedures are then developed, to deliver the highest control bandwidth and greatest
resonance damping.1
1Many of the contributions contained in this chapter were first published in [4] and [7].
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4.1 Introduction to LCL Filter Current
Regulation
Figure 4.2 shows the single phase equivalent circuit arrangement of an LCL filter,
with the inverter modelled as a linear voltage source. The filter consists of two
inductors - the converter side inductance L1 and the grid side inductance L2. The
filter capacitor is given as Cf . There are three currents in the circuit - the grid
current i2, the converter side current i1 and the capacitor current ic. However, it is
only the grid and converter currents which form independent state variables as the
capacitor current is simply their difference (i.e. ic = i1 − i2). The capacitor voltage
VCf is the third system state variable.
4.1.1 Fundamental LCL Filter Equations
LCL filter analysis begins with the fundamental differential equations which
describe the dynamic behaviour of the LCL filter circuit (refer to Fig. 4.2). Component
resistances are neglected in the system equations herein as inductor resistance is highly
non-linear and cannot be accurately represented in a linear system model [151,152].
However, any such resistance present will assist damping, thus these equations
represent a worst case undamped scenario. The three fundamental differential
equations of an LCL filter are:
Vo(t)− VCf (t) = L1di1
dt
(4.1a)
i1(t)− i2(t) = Cf dVCf
dt
(4.1b)
VCf (t)− E(t) = L2di2
dt
(4.1c)
L1 L2
E
Cf 

Vo
i1 i2


VCf
ic
Figure 4.2: LCL filter circuit.
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These differential equations can now be formed into the well known continuous
time state space equation [94,95], viz:
dxc(t)
dt
= Acxc(t) + BcVo(t) + ΓcE(t)
i2(t) = Ccxc(t)
(4.2a)
where:
xc(t) =
[
i1(t) VCf (t) i2(t)
]T
(4.2b)
Ac =
 0 −1/L1 01/Cf 0 −1/Cf
0 1/L2 0
 (4.2c)
Bc =
 1/L10
0
 (4.2d)
Γc =
 00
−1/L2
 (4.2e)
Cc =
[
0 0 1
]
(4.2f)
In order to express the circuit equations in transfer function form in the Laplace
Domain, the standard transformation equation:
G(s) = C[sI−A]−1B + D (4.3)
should be used [145]. The two transfer functions required for the modelling are the
output grid current and the capacitor branch current, given the converter voltage as
the input. Note that for the purpose of developing a control system model the grid
voltage can be viewed as a short circuit as it does not influence system dynamics or
stability [82].
The grid current transfer function is given by applying (4.3) to (4.2), viz:
Gi2(s) =
i2(s)
Vo(s)
=
1
sL1
γ2LC
(s2 + ω2res)
(4.4)
while the capacitor current transfer function is:
Gic(s) =
ic(s)
Vo(s)
=
1
sL1
s2
(s2 + ω2res)
(4.5)
where the resonant frequency is ω2res =
L1+L2
L1L2Cf
and γ2LC =
1
L2Cf
.
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Figure 4.3: Typical frequency response of an LCL filter.
A third plant transfer function relating i2 to ic can be developed by taking the
ratio of (4.4) and (4.5), to give:
i2(s)
ic(s)
=
Gi2(s)
Gic(s)
=
γ2LC
s2
(4.6)
The frequency response of the grid current (4.4) is shown in Fig. 4.3. This figure
shows the fundamental difficulty when using an LCL filter - the LCL resonance. This
resonance is undamped, thus any excitation will cause a highly resonant component
in the output current and depending on controller design, lead to system instability.
At a basic level there are two control options for an LCL filtered converter - a
single loop regulator and an active damping regulator. The single loop regulator
used for L filters is generally considered to be ineffective for LCL filter control due
the additional filter resonance, in its place an active damping structure is required.
An active damping controller is designed to damp the filter resonance using control
action, instead of a passive resistor.
The single loop controller and a capacitor current active damping controller are
shown in Figs. 4.4a and 4.4b, respectively. Both controllers contain a PR fundamental
regulator Gc(s) to regulate the grid side current, while the simplest form of active
damping controller contains capacitor current feedback via a damping gain K. The
LCL filter plant for the single loop controller is given by the transfer function Gi2(s).
For the dual loop controller the plant is split into two sections - Gic(s) relating the
converter voltage to the capacitor current for active damping and i2(s)/ic(s) relating
the grid current to the capacitor current for grid current regulation. The linear gain
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Gi2(s) i2(s)i2*(s) Gc(s)
Vo(s)
VDC
mo(s)i2e(s)
(a) Single loop controller.
i2(s)i2*(s)
K
Gc(s)
ic(s)
Vo(s)
Gic(s) i2(s)/ic(s)VDC
mo(s)mo(s)i2e(s)
(b) Dual loop active damping controller.
Figure 4.4: Continuous time LCL filter controller structures.
VDC represents the gain of the PWM modulator. The input to the controllers is a
reference current i∗2(s), while the output is the grid side current i2(s).
4.1.2 Single Loop Controller
Both the frequency response and root locus can be used to demonstrate that a
single loop controller, when modelled in continuous time, is insufficient to ensure
stability of an LCL filtered converter. To analyse the frequency response, the forward
path transfer function of Fig. 4.4a is required, viz:
i2(s)
ie2(s)
= Gc(s)VDCGi2(s)
=
KPVDC
sL1
(
1 +
s
Tr (s2 + ω20)
)(
γ2LC
s2 + ω2res
)
(4.7)
where Gc(s) is the PR controller (defined in (3.7)):
Gc(s) = KP
(
1 +
s
Tr (s2 + ω20)
)
(4.8)
with proportional gain KP , resonant time constant Tr and i
e
2(s) = i
∗
2(s) − i2(s) is
the regulated current error.
The frequency response of (4.7) for various values of proportional gain are shown
in Fig. 4.5. This figure demonstrates that, regardless of the value of KP the system
will always be unstable. The instability is inferred from the resonant peak remaining
above unity gain (i.e. 0db) during the frequency point where the phase transitions
below −180◦.
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Figure 4.5: Frequency response of continuous time single loop controller with varying
KP .
This effect can be explained by examining the closed loop root locus. The closed
loop system transfer function is given (using the forward path gain (4.7)) as:
i2(s)
i∗2(s)
=
KPVDCGi2(s)
1 +KPVDCGi2(s)
(4.9)
For simplicity of analysis the controller can be replaced by its proportional gain (i.e.
Gc(s) = KP ), since the resonance term in the PR controller will not contribute to
the LCL resonance dynamics it is above the crossover frequency [15,82].
The root locus (generated by solving for the closed loop poles of (4.9) for varying
KP ) is shown in Fig. 4.6. The LCL resonant poles track away from the left half plane
(LHP), thus demonstrating no matter what gain is applied the system response will
never be stable. This continuous time analysis of a single loop controller concludes
that either passive damping or a more complex active damping type controller is
needed.
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Figure 4.6: Root locus of continuous time single loop controller with varying KP .
L1 L2
ECf

Vo
i1 i2Rd
Figure 4.7: LCL filter circuit with parallel passive damping resistor Rd.
4.1.3 Single Loop Controller with Passive Damping
The simplest form of passive damping, for the purpose of an introductory analysis,
is where a damping resistor Rd is placed in parallel with the filter capacitor (refer to
Fig. 4.7). With this circuit an additional damping term (i.e. L2
CfRd
s) is present in the
grid current transfer function (4.4), viz:
Gi2(s) =
i2(s)
Vo(s)
=
1
sL1
γ2LC(
s2 +
L2
CfRd
s︸ ︷︷ ︸
damping term
+ω2res
) (4.10)
According to this result for this damping circuit, a smaller damping resistor will
have a greater damping effect.
The frequency response of the passively damped LCL system will be used to
demonstrate the effect of this damping resistor. This requires the forward path
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Figure 4.8: Frequency response of passively damped continuous time single loop
controller with varying Rd.
transfer function to be developed, viz:
i2(s)
ie2(s)
= Gc(s)VDCGi2(s)
=
KPVDC
sL1
(
1 +
s
Tr (s2 + ω20)
)(
γ2LC
s2 + L2
CfRd
s+ ω2res
)
(4.11)
The bode plot is shown in Fig. 4.8 for a variation in Rd. It is clear that this damping
is effective in stabilising the system (damping the resonant peak below 0dB), however
it will contribute significant power loss to the system reducing its efficiency. The
power loss for the example circuit would be unrealistically high as the resister has
the full grid voltage across it, thus other passive damping circuits exist to limit the
passive damping loss [17, 18]. In any case, the reduction in converter efficiency is
undesirable and an active damping controller is the alternative.
4.1.4 Dual Loop Active Damping Controller
The literature has shown that feedback of the capacitor current emulates the
damping effect of a resistor placed in parallel with the filter capacitor [57], as was
discussed in the previous section. Hence, this form of active damping controller is
now developed. The frequency response and root locus will be used to analyse the
effectiveness of the dual loop active damping controller, when analysed in continuous
time.
The forward path transfer function of the system is developed in two steps. Firstly,
the inner capacitor current feedback loop equation is developed (using the plant
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Figure 4.9: Frequency response of continuous time dual loop controller for a given KP
and varying K.
transfer function (4.5), with the forward path transfer function:
ic(s)
m′o(s)
= VDCGic(s)
=
VDC
sL1
s2
(s2 + ω2res)
(4.12)
leading to a closed loop form with damping gain K, of:
ic(s)
mo(s)
=
VDCGic(s)
1 +KVDCGic(s)
=
VDC
sL1
s2(
s2 + KVDC
L1
s+ ω2res
) (4.13)
Next, the output is converted from the capacitor current to the grid current using (4.6)
and the PR controller transfer function (4.8) is incorporated into this relationship,
giving the full forward path transfer function of:
i2(s)
ie2(s)
= Gc(s)× VDCGic(s) [i2(s)/ic(s)]
1 +KVDCGic(s)
=
KPVDC
sL1
(
1 +
s
Tr (s2 + ω20)
)(
γ2LC
s2 +
KVDC
L1
s︸ ︷︷ ︸
damping term
+ω2res
)
(4.14)
A comparison of (4.11) and (4.14) shows that the active damping controller
generates a similar damping term to that of the passive damping resistor [57] and
one would expect it to be similarly effective in damping the resonant peak. The
frequency response of (4.14) is shown in Fig. 4.9. The responses are drawn for a
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Figure 4.10: Root locus of continuous time dual loop controller for a given KP and
varying K.
given value of KP with varying values of the damping gain K, demonstrating that
the active damping controller is able to have a similar damping effect to a passive
resistance. As the damping gain K increases the LCL resonant peak becomes more
damped and a stable system is reached when the resonant peak is damped below
0dB before the phase crosses −180◦
For root locus analysis the final step is to close the loop, again replacing the
controller with its proportional gain (i.e. Gc(s) = KP ) for simplicity, viz:
i2(s)
i∗2(s)
=
KPVDCGic(s) [i2(s)/ic(s)]
1 +KVDCGic(s) +KPVDCGic(s) [i2(s)/ic(s)]
(4.15)
The root locus (generated by solving for the closed loop poles of (4.15) for a
given KP and variation in K) is shown in Fig. 4.10. The resonant poles start at an
unstable position due to the outer controller, however the damping gain draws them
into the LHP and thus produces a stable system. This result also shows that the
resonant poles never track outside the LHP once they are stable and hence there is
no theoretical limit to the magnitude of K.
Note that a similar result was shown in Section 3.1.2, where for a standard
PI controlled L filter the system would be theoretically stable for any value of
proportional gain. However, when modelled with PWM transport delay the gain
limitation became apparent. Thus, it is now reasonable to explore the effects that
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PWM transport delay has on current regulation of an LCL filter using a discrete
time model.
4.2 Discrete Time Modelling of the LCL Filter
A discrete time form of the single loop and dual loop active damping controllers
are shown in Fig. 4.11. The major difference between these and the continuous
time controllers presented previously (refer to Fig. 4.4) is that they are modelled in
the discrete time Z-domain with the additional modulator PWM transport delay.
The discrete time will be used for analysis to account for the PWM transport delay
inherent in a standard grid connected converter and allow frequency response and
root locus methods to be used to analyse the systems behaviour.
4.2.1 Discrete Time System Equations
Since a digital control system is inherently sampled the first step towards creating
a discrete time plant model is to apply a ZOH transformation (from (3.28)) [145]:
G(z) =
[
1− z−1]Z {G(s)
s
}
(4.16)
to the LCL plant equations (4.4) and (4.5), with the sampling period of T = 1/fsamp.
The ZOH transformation in (4.16) accounts for the sampling delay in the system,
introducing a half sample (quarter carrier) period delay. Applying this transformation
to the grid current transfer function (4.4) requires the partial fraction expansion of
Gi2(s)/s, yielding:
Gi2(z)
s
=
1
s2 (L1 + L2)
− 1
(L1 + L2) (s2 + ω2res)
(4.17)
and giving the resultant Z-domain transfer function:
Gi2(z) =
i2(z)
Vo(z)
=
T
(L1 + L2) (z − 1)︸ ︷︷ ︸
low frequency component
− sin (ωresT )
ωres (L1 + L2)
z − 1
z2 − 2zcos (ωresT ) + 1︸ ︷︷ ︸
resonant frequency component
(4.18)
This partial fraction expansion exemplifies the main advantage of the transfer function
form, in that the low frequency (inductive) term is separated from the high frequency
(resonant) term. This recognition will be used to simplify the gain selection methods
developed later in this chapter.
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i2(z)i2*(z) Gc(z)
Vo(z)
z-1VDC Gi2(z)
mo(z)i2e(z)
(a) Single loop controller.
i2(z)i2*(z)
K
Gc(z)
ic(z)
Vo(z)
z-1VDC Gic(z)
i2(z) 
ic(z)
mo(z) mo(z)i2e(z)
(b) Dual loop active damping controller.
Figure 4.11: Discrete time LCL filter controller structures.
For the capacitor current, the ZOH transformation (4.16) is directly applied to
(4.5), giving:
Gic(z) =
ic(z)
Vo(z)
=
sin (ωresT )
ωres (L1 + L2)
z − 1
z2 − 2zcos (ωresT ) + 1 (4.19)
Discretisation of the transfer function relating i2 to ic (4.6) requires a more complex
approach. As the delay due to sampling has been accounted for in (4.19) the ZOH
transformation may not be suitable. In order to find the best transformation, a
linearised time domain simulation of the LCL filter system (shown in Fig. 4.12) was
established in PSIM. Its step response was compared to that of the transfer function
model (shown in Fig. 4.13) using the MATLAB command step().
The full closed loop actively damped system (without resonant controller) was
used to ensure a stable step response (i.e. an unstable system response would be
very difficult to match). A set of system parameters from [77] are used as used
as known working values for the comparison and are listed in Table 4.1. The
methods of discretisation trialled are ZOH, impulse invariant, Tustin and pole-zero
matched [145].
The response of the four trialled methods, compared to the PSIM simulation
are shown in Fig. 4.14. It is evident that the impulse invariant response (refer to
Fig. 4.14b) provides the best match to the simulation. Thus the impulse invariant
transformation [145] of (4.6) was selected, viz:
i2(z)
ic(z)
=
γ2LCT
2z
(z − 1)2 (4.20)
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L1 L2
CfVo i1 i2


VCf
ic
KPVDC
K
Z-1 Step
i2
Figure 4.12: Linearised LCL filter simulation model.
KP
K
Gic(z) ic(z)/i2(z)
VDCZ-1
i2
step()
i2
Figure 4.13: LCL filter transfer function model.
The four discrete time transfer functions developed can now be combined to form
full system models of the single loop and dual loop regulators, such that frequency
response (Bode) and root locus analysis can be applied.
4.2.2 System Model with Single Loop Control
For the single loop regulator (Fig. 4.11a) the forward path transfer function is
readily established as:
i2(z)
ie2(z)
= z−1VDCGc(z)Gi2(z) (4.21)
where ie2(z) = i
∗
2(z)− i2(z) is the regulated current error and the PWM modulator is
represented by the gain VDC and the additional sampling period (half carrier) delay
z−1.
Table 4.1: Working set of LCL Filter System Parameters from [77].
Circuit Parameter Value
Converter Side Inductor (L1) 6.5mH
Grid Side Inductor (L2) 1.5mH
Filter Capacitor (Cf ) 15µF
Sample Frequency (fsamp) 10kHz
Sample Period (T ) 100µs
DC Bus Voltage (2VDC) 700V
Proportional Gain (KP ) 0.0286A
−1
Damping Gain (K) 0.0571A−1
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(b) Impulse invariant.
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(c) Tustin with prewarping.
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(d) Pole-zero matched.
Figure 4.14: Time domain comparison of discrete time model to linear simulation.
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The PR controller has the discrete time equation (from (3.34)):
Gc(z) = KP
(
1 +
1
Tr
sin (ω0T )
2ω0
z2 − 1
z2 − 2cos (ω0T ) z + 1
)
(4.22)
with a proportional gain KP and a resonance time constant Tr.
For root locus analysis the closed loop transfer function is required and is developed
from the forward path equation (4.21), viz:
i2(z)
i∗2(z)
=
Gc(z)VDCGi2(z)
z +Gc(z)VDCGi2(z)
(4.23)
For root locus analysis the characteristic equation is found by equation the
denominator of (4.23) to zero and replacing the PR controller with its proportional
gain (i.e. Gc(z) = KP ), viz:
z +KPVDCGi2(z) = 0 (4.24)
4.2.3 System Model with Dual Loop Active Damping
For the dual loop active damping controller (Fig. 4.11b) the analysis proceeds by
first closing the inner capacitor current feedback loop, with the embedded sampling
period delay, according to:
ic(z)
mo(z)
=
VDCGic(z)
z +KVDCGic(z)
(4.25)
This result is now combined with the plant transfer function (4.20) and controller
(4.22), to give the forward path equation of the overall dual loop system (of Fig. 4.11b)
as:
i2(z)
ie2(z)
= Gc(z)× ic(z)
mo(z)
× i2(z)
ic(z)
= Gc(z)× VDCGic(z) [i2(z)/ic(z)]
z +KVDCGic(z)
(4.26)
The closed loop transfer function of the active damping controller is also required
and is developed from the forward path equation 4.26, viz:
i2(z)
i∗2(z)
=
Gc(z)VDCGic(z) [i2(z)/ic(z)]
z +KVDCGic(z) +Gc(z)VDCGic(z) [i2(z)/ic(z)]
(4.27)
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The closed loop characteristic equation is determined for both the inner capacitor
current feedback loop only and then for the full dual loop controller by equating the
denominators of (4.25) and (4.27) to zero and again replacing the PR controller with
its proportional gain (i.e. Gc(z) = KP ). These characteristic equations are given as:
• Capacitor current loop only, from (4.25):
z + VDCKGic(z) = 0 (4.28)
• Complete dual loop controller, from (4.27):
z + VDCKGic(z) + VDCKPGic(z) [i2(z)/ic(z)] = 0 (4.29)
4.3 LCL Resonant Frequency Dependent
Behaviour
To assess the relationship between controller stability and the LCL resonant
frequency the frequency domain responses of the single loop and dual loop system
will be compared, using a system with parameters given in Table 4.2. Three different
filter capacitor values are considered to provide a range of resonant frequencies of
between ∼ 10% and ∼ 30% of the sampling frequency.
4.3.1 Identification of LCL Resonant Frequency Regions
Bode Frequency Response
The Bode plot in Fig. 4.15 (obtained by using (4.21)) shows the frequency response
of the single and dual loop current regulators, for a system with a resonant frequency
substantially below the sampling frequency (i.e. Cf = 7.5µF ). Without active
damping (i.e. the single loop controller) the LCL filter resonance, the high frequency
resonance at 2.1kHz, causes a sharp phase transition through −180◦ with a very high
resonant magnitude. This is an unconditionally unstable situation for all controller
gains as the Bode plot may only be shifted up or down by the proportional gain.
Incorporation of active damping both softens the phase transition and reduces the
resonant peak magnitude, as can be seen in Fig. 4.15. This means the active damping
system can produce a stable response, when appropriate controller gains are applied.
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Figure 4.15: Bode plot of the forward path transfer function for the single and dual loop
current regulators - low resonant frequency.
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Figure 4.16: Bode plot of the forward path transfer function for the single loop current
regulator - high resonant frequency.
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Table 4.2: LCL filter system parameters.
Circuit Parameter Value
Rated Power (S) 5kV A
Converter Side Inductor (L1) 3mH
Grid Side Inductor (L2) 1mH
Switching Frequency (fsw) 10kHz
Sample Frequency (fsamp) 20kHz
Sample Period (T ) 50µs
DC Bus Voltage (2VDC) 650V
BackEMF (E) 415Vrmsll
Deadtime (Td) 960ns
Filter Capacitance and Resonant Frequencies
Cf = 7.5µF fres = 2.12kHz fres/fsamp = 0.106
Cf = 3µF fres = 3.35kHz fres/fsamp = 0.168
Cf = 820nF fres = 6.41kHz fres/fsamp = 0.321
In contrast, Fig. 4.16 (obtained by using (4.26)) shows the Bode plot of the high
resonant frequency system (Cf = 820nF ), with the LCL resonance much closer to
the sampling frequency. This system, with only a single loop controller, shows that
the phase roll off created by the digital sampling causes the phase to transition
below −180◦ well before the LCL filter resonant frequency. The single loop controller
can therefore be stabilised by selecting gains such that the magnitude response
crosses 0dB prior to this frequency. Note that the sharp phase transition and large
magnitude excursion, caused by the filter resonance at 6.4kHz, has no influence
on system stability, since the phase response is already well below −180◦ at this
frequency (i.e. this implies no Nyquist encirclement of −1).
The Critical Resonant Frequency
This analysis shows there must be a critical LCL resonant frequency, above which
a single loop controller is sufficient, but below which active damping is mandatory
to achieve a stable system. This frequency can be determined by calculating the
point at which the phase of the forward path of the grid current transfer function
(4.21) reaches −180◦, viz:
∠i2
ie2
(z = ejωT ) = ∠e−jωTVDCGc(ejωT )Gi2(ejωT ) = −pi (4.30)
Figures 4.15 and 4.16 both show that the PR controller and the LCL filter
resonance both have negligible effect on the system phase response between these
two resonant frequencies. The controller resonance is over a decade below the 0dB
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Figure 4.17: Root loci of grid current feedback only (no resonant controller).
crossover frequency and hence makes little phase contribution at this frequency, thus
∠Gc(ejωT ) ≈ 0. The LCL filter resonance makes no contribution until the resonant
frequency is actually reached, thus ∠Gic(ejωT ) reduces to ∠ 1ejωT−1 . Substituting
these into (4.30), with some algebra, yields:
∠i2
ie2
(z = ejωT ) = −ωT − pi
2
− ωT
2
= −pi (4.31)
Solving for ω gives the critical resonant frequency of:
ωcrit =
pi
3T
(4.32)
From this analysis it can be concluded that if the LCL resonant frequency is below
ωcrit active damping is required. Alternatively, if the LCL resonant frequency is
above ωcrit a stable response can be obtained with single loop controller.
4.3.2 System Root Locus Behaviour
Stability is not the only concern for an LCL filter controller design; the issue
of insufficient damping must also be explored. There is also an uncertain region
of operation when the LCL resonance is near or at the critical resonant frequency.
These two issues are explored with the use of root locus plots, using the closed loop
characteristic equations, (4.24), (4.28) and (4.29), derived in Sections 4.2.2 and 4.2.3.
Grid Current Feedback
The closed loop pole movement for the single loop grid current feedback system
(Fig. 4.11a) is shown in Fig. 4.17 for the three LCL resonant frequencies. For
Fig. 4.17a where the LCL resonant frequency is well above ωres the resonant poles
initially track well inside the unit circle, which will result in a stable system. Too
much proportional gain results in the root locus branches tracking outside the unit
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Figure 4.18: Root loci of capacitor current feedback only (dashed lines represent
positive feedback).
circle. Clearly, for a high LCL resonant frequency system only a single loop regulator
is required, with no additional damping.
When the LCL resonant frequency is at or below ωcrit, as shown in Figs. 4.17b
and 4.17c, the resonant poles always track away from the unit circle. Hence the
system will always be unstable (without further damping) irrespective of the applied
proportional gain. This is in direct contrast to the high frequency system.
Capacitor Current Feedback
In order to assess the potential damping effects obtained by capacitor current
feedback, root loci have been plotted for the inner capacitor current feedback loop
only and are shown in Fig. 4.18 (based on the inner loop of Fig. 4.11a). As this loop
is not used for current tracking both standard negative feedback (positive gain) and
positive feedback (negative gain) may be used.
At the low resonant frequency, Fig. 4.18c, negative feedback of the capacitor current
draws the resonant poles inside the unit circle to make a damping contribution, before
tracking outside the unit circle as the damping gain is increased further. There is
clearly a maximum useful damping gain, beyond which the damping will be reduced
or the system stability will be compromised.
At the critical resonant frequency, Fig. 4.18b, feedback of the capacitor current
cannot draw the resonant poles into the stable region. For both positive and negative
feedback of the capacitor current the poles track away from the unit circle.
At the high resonant frequency, Fig. 4.18a, only positive feedback of the capacitor
current draws the poles into the unit circle. Again, there is a limitation to the
amount of gain which can be applied before the poles track to the unstable region
again.
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Figure 4.19: Root loci of the active damping controller (for given KP and varying K).
Dual Loop Controller
Finally, the active damping capacity of the dual loop controller is analysed. The
root loci for the full actively damped system, Fig. 4.11a, is shown in Fig. 4.19 for
a given controller gain KP while varying the damping gain K. Note that as the
high frequency system does not require active damping no figure for this region is
included.
It can be seen in Fig. 4.19, that the LCL resonant poles always start outside the
unit circle, this is because of the outer grid current feedback loop. Hence the system
is clearly unstable without active damping.
When the LCL resonance is below the critical frequency (refer to Fig. 4.19b)
increasing the damping gain tracks the poles back inside the unit circle, and the
overall system becomes stable. However too much damping gain will make the poles
track back outside the unit circle, and stability will be lost again.
When the LCL resonance is equal to the critical resonant frequency (refer to
Fig. 4.19a) the resonant poles only touch on the unit circle and never track inside.
Thus the system will always be unstable for this resonant frequency, regardless of the
controller gains. Note that in the previous root loci plots (refer to Figs. 4.17, 4.18
and 4.19) the root loci branches track through the unit circle at the same point as
they become unstable. This point can be identified as z = 0.5 ±√3/2 or at the
frequency ω = pi/(3T ), the critical resonant frequency. This recognition will be used
to develop a fundamental gain limitation for controller design.
The behaviour found in this work provides an explanation for observations
regarding LCL filter system stability, presented in the literature review (Section 2.2.6),
i.e. the literature has reported controllers which demonstrate a stable response for a
given LCL resonant frequency (or switching frequency), but then become unstable
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under other conditions [19--23]. The behaviour of the closed loop system poles changes
substantially with the ratio of LCL resonant frequency to sampling frequency. The
frequency at which this change occurs was identified in this thesis as the critical
resonant frequency.
The critical frequency identified in this analysis is the same as that reported
by Wang et al. in [25], using a continuous time model with the exponential delay
representation. The authors reported that the virtual impedance created by capacitor
current feedback becomes purely reactive at this frequency and does not contribute to
damping. This is consistent with the critical frequency root loci (refer to Fig. 4.17b,
4.18b and 4.19a) never tracking into the stable region.
4.4 High LCL Resonant Frequency System
From the previous analysis it is clear that, when the LCL resonant frequency
is above the critical frequency, the well known single loop PR controller (refer to
Fig. 4.11a) can be used to control the grid current, without explicit active damping.
However it is still not yet clear how to design the optimal controller gains.
4.4.1 Optimal Gain Development
Examining the frequency response (Fig. 4.16) and root locus (Fig. 4.17a), it is
evident that the gain limitation of this region of operation is caused by the series
inductance and delay (low frequency component), not the resonant effect of the LCL
filter. This mechanism can be immediately recognised as the same the mechanism that
limits the performance of simple L filter systems [14,15]. Hence when operating in the
high resonant frequency region the maximum controller gains can be calculated using
the same methodology as for a standard L filter [15] (demonstrated in Section 3.1.2),
given the equivalent inductance L = L1 + L2.
The basis for the gain selection for an L filter system is to determine the open
loop crossover frequency (thus proportional gain) which will provide a desired phase
margin [15]. For this LCL filter system, the magnitude and phase contribution of
the LCL is going to be small at the crossover frequency and the lower frequency
plant response will always be dominated by the series inductance [82]. Hence only
the low frequency component of the plant model (4.18) is required to determine the
proportional gain. The PR controller has been simplified to its proportional gain
KP only, as the control resonance (by design) has a minimal magnitude and phase
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contribution at the crossover frequency [15]. Thus the forward path transfer function
for determining KP is given by:
i2(z)
ie2(z)
= z−1VDCKP
T
(z − 1) (L1 + L2) (4.33)
The proportional gain KP calculation then progresses by specifying a desired phase
margin φm and calculating the crossover frequency ωc at which (4.33) achieves this,
viz:
∠i2
ie2
(
z = ejωcT
)
= ∠ VDCKPT
(L1 + L2)
1
ejωcT (ejωcT − 1)
= −pi
2
− ωcT
2
− ωcT = −pi
2
− 3T
2
ωc (4.34)
hence the crossover frequency for a given phase margin is:
φm = pi + ∠
i2
ie2
(
z = ejωcT
)
=
pi
2
− 3T
2
ωc (4.35)
ωc =
pi/2− φm
3T/2
(4.36)
The proportional gain is then set such that (4.33) achieves unity gain at the desired
crossover frequency, viz:
1 =
∣∣∣∣ VDCKPT(L1 + L2) 1ejωcT (ejωcT − 1)
∣∣∣∣ (4.37)
solving for KP and recognising
∣∣ejωcT ∣∣ = 1:
KP =
∣∣∣∣∣(L1 + L2)
(
ejωcT − 1)
VDCT
∣∣∣∣∣ (4.38)
with the approximation of
∣∣ejωcT − 1∣∣ ≈ ωcT , this gives:
KP ≈ ωc (L1 + L2)
VDC
(4.39)
Finally, the resonant time constant Tr can be calculated by ensuring that the
controller resonance phase contribution is small at the crossover frequency [15], viz:
Tr =
10
ωc
(4.40)
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Comparing these gain equations against those determined for an L filtered system
(3.23), (3.26) and (3.27) (repeated here for clarity):
ωc =
pi/2− φm
Td
(4.41)
KP =
ωcL
VDC
(4.42)
and:
Tr =
10
ωc
(4.43)
one can see that they are essentially the same. This is because the system stability
is dominated by the same factors (i.e. the series inductance and PWM transport
delay).
For the high resonant frequency system (fres = 6.41kHz) detailed in Table 4.2,
with a desired phase margin of φm = 45
◦, these gain calculations give the resultant
values of Kp = 0.192A
−1 and Tr = 955µs. The Bode plot for this system is shown
in Fig. 4.20. Due to the small phase contribution of the zero of the PR controller
the phase margin is marginally reduced to 40◦. A small compensating factor in the
desired phase margin may be applied if necessary.
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Figure 4.20: Bode plot of high resonant frequency system showing obtained crossover
frequency and phase margin.
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4.5 Low LCL Resonant Frequency System
It is evident from the analysis in Section 4.2 that active damping is mandatory to
obtain a stable response with minimal oscillations, when the resonant frequency is
below the critical frequency. The capacitor current feedback dual loop controller
(refer to Fig. 4.11b) was shown to be an effective method of active damping, where
the current is fed back through a damping gain of K. There are now three gains (i.e.
KP , Tr and K) to be calculated for this system. A procedure to determine the gains
is now proposed, which ensures stability and maximises system damping.
4.5.1 Optimal Gain Development
The optimal controller gains for the low resonant frequency region are found in
two steps. The first step is calculation of the proportional gain KP and resonant
time constant Tr, using the low frequency characteristics. The second step is to use
a root locus pole placement approach to find the best possible damping gain K.
PR Controller Gain Selection
Irrespective of the damping effect, the low frequency magnitude characteristics
will still be dominated by the series inductance [82] (as per the high frequency region
system). Hence the proportional gain and resonant controller time constant can be
calculated using (4.39) and (4.40) respectively, provided that a crossover frequency
can be determined that achieves an appropriate phase margin.
Referring to the Bode phase response in Fig. 4.21, it can be seen that even with
active damping, the phase rapidly falls below −180◦ near the LCL resonant frequency.
Hence the 0dB crossover frequency must be set well below the resonant frequency.
Referring again to Fig. 4.21, it can be seen that to obtain a reasonable phase margin
the crossover frequency should be set between 0.2ωres and 0.5ωres. A system with
too a low bandwidth (or too large a phase margin) will be characterised by poorer
dynamic performance and poor disturbance rejection [77]. Setting the crossover
frequency to ωc = 0.36ωres comfortably avoids the rapid phase transition and still
achieves an adequate phase margin and bandwidth [82].
The proportional gain was calculated for the low resonant frequency system
(fres = 2.12kHz) outlined in Table 4.2 using (4.39) and the resultant value for a
target crossover frequency of ωc = 0.36ωres was KP = 0.060A
−1. The resonant time
constant (calculated using (4.40)) was Tr = 2.08ms. Compared to the high resonant
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Figure 4.21: Bode plot of low resonant frequency system showing a reasonable range for
the crossover frequency.
frequency system this is a significant reduction in gain and system bandwidth
(crossover frequency). Thus it would be expected that there is some degradation of
transient performance.
Damping Gain Selection
Determination of the best possible damping gain K requires further consideration,
since the target is to place the root loci poles (of Fig. 4.19b) as far as possible inside
the unit circle, to achieve the maximum damping. The position of these poles is given
by the solution to the characteristic equation (4.29), repeated here for readability:
z + VDCKGic(z) + VDCKPGic(z) [i2(z)/ic(z)] = 0 (4.44)
Due to the complexity of this equation it has been solved numerically using MATLAB
for the example system in Table 4.2, as the damping gain K varies.
To simplify finding the best damping gain it is beneficial to define a bounded
range for K, this can be determined by recognising some limitations. The root locus
of Fig. 4.19b showed that there will be both a minimum and maximum value of K
that ensures the poles remain inside the unit circle.
The maximum value of K (Kmax) can be found using the characteristic equation
(4.29), adapted to a form where its magnitude is equal to unity and substituting
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Gic(z) from (4.19) and i2(z)/ic(z) from (4.20), to give:∣∣∣∣VDCsin (ωresT )ωresL1 × K(z0 − 1)
2 +KPγ
2
LCT
2z0
z0(z0 − 1) (z20 − 2z0cos (ωresT ) + 1)
∣∣∣∣ = 1 (4.45)
where z0 is a specific pole location on the root locus.
It was identified earlier, in Fig. 4.19, that the root loci paths track through the
unit circle at z = 0.5±j√3/2. Hence, setting z0 = 0.5+j
√
3/2 into (4.45) eliminates
the roots z0(z0 − 1) since their magnitude becomes one and gives:∣∣∣∣VDCsin (ωresT )ωresL1 × K(z0 − 1)
2 +KPγ
2
LCT
2z0
(z20 − 2z0cos (ωresT ) + 1)
∣∣∣∣ = 1 (4.46)
Kmax can then be found by solving (4.46), with some manipulation, to get:
Kmax =
ωresL1
VDCsin (ωresT )
|1− 2cos (ωresT )|+KPγ2LCT 2 (4.47)
Given that the LCL resonant frequency is below the critical frequency (ωres <
pi/(3T )), the value of 2cos (ωresT ) must always be greater than one. Thus, this
simplifies to:
Kmax =
ωresL1 (2cos (ωresT )− 1)
VDCsin (ωresT )
+KPγ
2
LCT
2 (4.48)
The minimum damping gain Kmin, for stability, can be found using the limiting
ratio of proportional gain to damping gain, found using Routh’s stability criterion
in [86], i.e:
KP
K
≤ L1 + L2
L1
(4.49)
While this ratio was developed using a continuous time model, it is still essentially
valid for the discrete time model with delay (as will be shown in the root locus).
Thus the minimum allowable value for K, to achieve stability is given by solving
(4.49) for K = Kmin, viz:
Kmin = KP
L1 + L2
L1
(4.50)
A root locus pole placement strategy was used to determine the best possible value
of K, within the bounded limits defined in (4.48) and (4.50). Figure 4.22 shows this
process, where the loci branches are drawn as dashed lines for the full range of K,
and solid for the range Kmin ≤ K ≤ Kmax. This allowable range was calculated
from Kmin = 0.044A
−1 to Kmax = 0.124A−1, illustrating the relatively limited range
of damping gain that is allowable for stability.
The best possible damping gain was selected to place the LCL resonant poles as
far inside the unit circle as possible. For the system in this thesis, this occurs at
K = 0.083A−1. The resultant closed loop poles are shown in Fig. 4.22. The Bode
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Figure 4.22: Root locus gain selection for damping gain K. The solid region represents
the range Kmin ≤ K ≤ Kmax
plot of the forward path, for the low frequency system with the calculated gains, is
shown in Fig. 4.23. The obtained phase margin is 50◦ which ensures a good stability
margin.
4.5.2 Operation without Active Damping
Figure 4.24 shows a simulation of the low resonant frequency system, where active
damping is disabled during operation. With active damping enabled and in steady
state the current response is stable and contains no resonance. At the time 0ms active
damping is disabled and the controller effectively becomes a single loop controller.
At this time the current response becomes highly resonant and the system is unstable
with an unbounded magnitude. This result is included here to demonstrate that
a single loop current regulator is indeed insufficient for a low resonant frequency
system. It is clear that active damping is necessary for this low resonant frequency
system to maintain stability and output current quality.
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frequency and phase margin.
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disabled at 0ms
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4.6 Simulation and Experimental Validation
In order to validate the developed controller architectures and gains, matching
simulation and experimental systems were established for both the low resonant
frequency system and the high resonant frequency system. The test system
parameters are listed in Table 4.2 while the final gains are listed in Table 4.3.
Comprehensive details of the simulation and experimental systems are provided in
Chapters 8 and 9 respectively. For each case a step change in commanded current
from 8A to 4A (capacitive) is used to demonstrate the dynamic performance of the
current regulator.
Figure 4.25 shows the results for the high resonant frequency system. In these
results no resonant filter oscillations can be observed, despite the lack of any form
of active damping feedback. Both the simulation and experimental results closely
match, which confirms the theoretical model presented in this chapter. That is,
above the critical resonant frequency a single loop feedback controller is sufficient
to control the LCL filter. The dynamic performance is also very good with a rapid
rise time in the order of 200µs, as a consequence of the controller gains being set as
high as possible.
It is interesting to note, however, that the additional PWM ripple current filtering
benefit of an LCL filter, in this region of operation, is limited. There is not a
significant reduction in switching ripple between the converter side current and grid
side current due to the filter break point being closer to the switching frequency.
The system behaves in a similar way to that of a single L filter system, as predicted
by the root locus (refer to Fig. 4.17a).
Figure 4.26 contains the results of the low resonant frequency system, with the
gains set as proposed in Section4.5.1. The system is clearly quite stable, but there
is a resonant oscillation present at the transient step change, this oscillation has
a small magnitude and is damped out in 3-4 cycles. This is in agreement with
Table 4.3: LCL filter system gains.
High Resonant Frequency Gains
Proportional Gain (KP ) 0.192A
−1
Resonant Time Constant (Tr) 955µs
Low Resonant Frequency Gains
Proportional Gain (KP ) 0.060A
−1
Resonant Time Constant (Tr) 2.08ms
Damping Gain (K) 0.083A−1
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the root locus design (refer to Fig. 4.22) where the resonant poles are located only
just inside the unit circle, corresponding to a slightly underdamped system. The
dynamic performance is also slightly reduced compared to that of the high resonant
frequency system, despite the maximised gains due to the reduced proportional gain
and reduced system bandwidth. However, it should be noted that the PWM ripple
current attenuation of this LCL system is exemplary.
Finally, the experimental results show a severe degree of baseband harmonic
distortion, which is not observed in the simulation results. This is due to low
order harmonics present in the electrical grid and produced by the non-ideal PWM
modulation (deadtime and device voltage drops). Investigation of this issue is the
focus of Chapter 6 and will be discussed therein.
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(a) Simulation result.
−15
−10
−5
0
5
10
15
Co
nv
er
te
r C
ur
re
nt
 (A
)
−0.02 −0.01 0 0.01 0.02 0.03 0.04 0.05 0.06
−15
−10
−5
0
5
10
15
G
rid
 C
ur
re
nt
 (A
)
Time (s)
(b) Experimental result.
Figure 4.25: High resonant frequency system transient step change.
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Figure 4.26: Low resonant frequency system transient step change.
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4.7 Summary
This chapter has presented a complete theoretical discrete time analysis of the
LCL filtered system using a transfer function based model, incorporating the effects
of digital sampling and PWM transport delay. This model was used to identify the
three regions of controller operation. The low resonant frequency region is where
active damping is mandatory and capacitor current feedback is effective. The high
resonant frequency region is where active damping is not required and a single loop
controller is satisfactory. The critical resonant frequency, which separates these two
regions, was also explicitly identified and when the system parameters were specified
at this frequency a stable system could not be realised.
Suitable controller architectures were proposed for the two stable regions. A
capacitor current active damping controller was applied to the low resonant frequency
system, while a single loop PR controller was applied to the high resonant frequency
system. From the analysis, gain selection methods for each system were proposed,
ensuring the highest possible controller bandwidth (maintaining a reasonable phase
margin) and maximally damped LCL resonant poles. Simulation and experimental
results prove the effectiveness of the chosen controller architectures and the gains
selected provided exemplary performance.
108
Chapter 5. Generalised Assessment of LCL Active Damping Strategies
Chapter 5
Generalised Assessment of LCL
Active Damping Strategies
In Chapter 4 optimal closed loop controller gains were determined for a low
resonant frequency region actively damped LCL filter system (refer to Fig. 5.1).
However, this was based on the assumption that direct capacitor current feedback,
with its damping gain in the feedback path, was the best controller architecture.
This is in spite of the large number of varying control architectures identified in
the literature review. This chapter explores this assumption by evaluating many of
the proposed controller architectures using a generalised discrete time state space
model of the LCL filter system. This is used to provide a precise comparison, while
ensuring the effects of PWM transport delay are considered.
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Figure 5.1: Topology of a grid connected converter with LCL filter (repeated here for
clarity).
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This chapter proceeds by developing a generalised state space model, which
via simple adjustments, can be formulated to represent several different controller
architectures. This model is used evaluate many active damping architectures, using
their closed loop poles and zero to predict a response. Each prediction is then
validated using a time domain simulation. Although many controller forms can
achieve the same closed loop poles, it will be shown that direct capacitor current
feedback results in the optimal zero location, and provides proper reference tracking,
thus achieving in the best response. For the single current sensor option of converter
side current feedback, there is an identified trade off between resonance damping
and transient rise time.1
5.1 Generalised State Space Model of LCL Filter
System
Figure 5.2 shows a comprehensive list of controller architectures of capacitor
current or converter current feedback active damping strategies (or forms) that have
been reported in the literature. The ‘‘plant’’ contains the LCL filter and PWM
inverter (with delay). The ‘‘controller’’ contains a PR controller represented by the
proportional gain KPx and resonant time constant Trx, where x denotes the active
damping architecture under consideration. The term R(z) is a discrete representation
of the resonant filter required for a PR controller. A brief description of each form is
given below:
• Capacitor current feedback damping (form 1) [25,127]
This is the most basic form of active damping, used in Chapter 4. This is a
common form in the literature.
• Damping gain in forward path (form 2) [55,77,79]
This form is a slight variation of form 1, where the damping gain is moved
into the forward path. This is a common form in the literature.
• Converter current feedback damping (form 3) [81]
This form of active damping uses the converter side current as the damping
feedback variable. It is not commonly seen in the literature, but included for
completeness.
• Weighted Average Current (form 4) [90,91]
This form uses a weighted feedback of converter current and grid current as
1Many of the contributions contained in this chapter were first published by the author in [8].
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the regulated variable. It creates a novel state where the resonant pole pair is
cancelled by a zero pair.
• Extended Weighted Average Current (form 5) [90]
This alternative extends form 4 with additional capacitor current active
damping feedback.
• Converter current feedback only (form 6) [82,83,153]
This form uses a single current feedback, as the converter side current was
identified to provide a degree of damping (without further explicit active
damping).
• Converter current feedback with additional capacitor current feed-
back damping (form 7) [82]
This form extends form 6 with additional capacitor current active damping
feedback.
A generalised model which can be used to analyse each of these systems on a
comparable basis is evidently required and will now be developed.
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(a) Capacitor current feedback damping (form 1).
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(b) Damping gain in forward path (form 2).
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(c) Converter current feedback damping (form 3).
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(d) Weighted Average Current (form 4).
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(e) Extended Weighted Average Current (form 5).
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(f) Converter current feedback only (form 6).
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(g) Converter current feedback with additional capacitor current
feedback damping (form 7).
Figure 5.2: Control block diagrams for various forms of capacitor current feedback
active damping.
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5.1.1 State Space Plant Model
The LCL filter plant has been modelled in a continuous time state space equation
in Section 4.2. In order to formulate a generalised plant model this equation is
restructured such that the input is the inverter modulation command, which is
multiplied by the inverter gain of VDC to give the output voltage, i.e. Vo(t) =
VDCm(t). The backEMF grid component is once again neglected as it has no impact
on system stability, dynamics or resonance damping performance [15]. The resultant
state space equation is given as:
dxc(t)
dt
= Acxc(t) + Bc2mo(t)
i2(t) = Ccxc(t)
(5.1a)
where:
xc(t) =
[
i1(t) VCf (t) i2(t)
]T
(5.1b)
Ac =
 0 −1/L1 01/Cf 0 −1/Cf
0 1/L2 0
 (5.1c)
Bc2 =
 VDC/L10
0
 (5.1d)
Cc =
[
0 0 1
]
(5.1e)
A discrete time model is now required. As microcontroller based systems are
sampled the appropriate discretisation method is a ZOH transformation [145], this is
performed at the rate of the sampling period T . The state space ZOH transformation
is given by [145]:
Ad = e
AC
τ
, Bd =
(∫ T
0
eAC
τ
dτ
)
Bc2 and Cd = Cc (5.2)
Applying this to (5.1) gives the resultant discrete state space equation:
xd (k + 1) = Adxd(k) + Bdm(k)
i2(k) = Cdxd(k)
(5.3a)
where:
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xd(k) =
[
i1(k) VCf (k) i2(k)
]T
(5.3b)
Ad =

L1+L2cos(ωresT )
L1+L2
−sin(ωresT )
ωresL1
L2−L2cos(ωresT )
L1+L2
sin(ωresT )
ωresCf
cos (ωresT )
−sin(ωresT )
ωresCf
L1−L1cos(ωresT )
L1+L2
sin(ωresT )
ωresL2
L2+L1cos(ωresT )
L1+L2
 (5.3c)
Bd =

VDCL1ωresT+VDCL2sin(ωresT )
L1ωres(L1+L2)
VDCL2−VDCL2cos(ωresT )
L1+L2
VDCωresT−VDCsin(ωresT )
ωres(L1+L2)
 (5.3d)
Cd =
[
0 0 1
]
(5.3e)
The one step modulation delay is represented by an additional system state m(k)
in the model, viz:
m(k) = mz(k − 1) (5.4)
The model now augmented with the additional delay state:
xz (k + 1) = Azxz(k) + Bzm(k)
i2(k) = Czxz(k)
(5.5a)
where:
xz(k) =
[
m(k) xd(k)
]T
(5.5b)
Az =
[
0 0
Bd Ad
]
(5.5c)
Bz =
[
1
0
]
(5.5d)
Cz =
[
0 Cd
]
(5.5e)
This fourth order state space equation now represents the ‘‘plant’’ component of
the control structures in Fig. 5.2. Although each individual ‘‘controller’’ component
must be developed as a separate process, this process is simplified by the generalised
closed loop model developed in the next section.
5.1.2 Closed Loop State Space Model
In order to develop the generalised closed loop system model the controller
resonance must first be incorporated. This is performed in a similar manner to
that of the state space PR system developed in Section 3.2.2, except the state space
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model must accurately reflect the resonance dynamics and individual state input
and output gains. The resonant term of the controller R(z) is extracted from the
the PR control transfer function (3.34), and given as:
R(z) =
sin (ω0T )
2ω0
z2 − 1
(z2 − 2zcos (ω0T ) + 1) (5.6)
To combine the controller with the inverter model (5.5), the resonance defined in
(5.6) must be expressed in state space form, using the controller canonical form [145],
viz:
xr (k + 1) = Arxr(k) + Bru(k)
mr(k) = Crxr(k) +Dru(k)
(5.7a)
where: xr(k) =
[
w1(k) w2(k)
]T
are the resonant filter state variables,
u(k)is the input signal to the resonant filter R(z) and
Ar =
[
2cos (ω0T ) −1
1 0
]
(5.7b)
Br =
[
1
0
]
(5.7c)
Cr =
[
cos(ω0T )sin(ω0T )
ω0
−sin(ω0T )
ω0
]
(5.7d)
Dr =
sin (ω0T )
2ω0
(5.7e)
Each system in Fig. 5.2 is required to be modelled by combining (5.5) and (5.7)
in accordance with each specific controller architecture. To illustrate this, consider
form 1 (Fig. 5.2a), which shows capacitor current feedback through the damping
gain K1, and has the control law:
u(k) = KP1 (i
∗(k)− i2(k)) (5.8a)
mz(k) = u(k) +mr(k)/Tr1 −K1ic(k)
= u(k) +mr(k)/Tr1 −K1 [i1(k)− i2(k)]
(5.8b)
Observe that in the third line of (5.8) the capacitor current is expressed in terms of
the LCL filter state variables i1(k) and i2(k) to facilitate the formation of a closed
loop state space equation.
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Combining (5.5), (5.7) and (5.8) and generalising for form x, yields a 6th order
closed loop state space equation for the converter with a current reference input
i∗(k), viz:
xcl (k + 1) = Aclxcl(k) + Bcli
∗(k)
i2(k) =
[
0 Cd 0
]
xcl(k)
(5.9a)
where:
xcl(k) =
[
m(k) xd(k) xr(k)
]T
(5.9b)
Acl =
 0 Icl − (1 +Dr/Trx) Jcl Cr/TrxBd Ad 0
0 −JclBr Ar
 (5.9c)
Bcl =
 (1 +Dr/Trx)KPx0
BrKPx
 (5.9d)
The vectors Icl and Jcl contain the controller feedback gains. Vector Icl represents
the system variables fed back through the damping gain, while vector Jcl represents
the system variables fed back through the PR controller. Examining (5.8) reveals
that the grid current error (i∗(k)− i2(k)) is fed back through the PR controller and
the capacitor current (as i1(k)− i2(k)) has the damping gain applied to it. Thus, for
form 1 these vectors are:
Icl =
[
K1 0 −K1
]
(5.10a)
Jcl =
[
0 0 KP1
]
(5.10b)
Applying this principle to all of the other control systems in Fig. 5.2 reveals that
(5.9) is a generalised formulation, and it is only the vectors Icl and Jcl that change,
based on the architecture. This generalised model forms the basis for the precise
comparison between each of the control architectures in Fig. 5.2, presented in the
next section.
5.2 Assessment of Active Damping Forms
Using the developed generalised closed loop state space model (5.9) each form of
active damping, shown in Fig. 5.2, will be explored in turn. In order to ensure a
comparable model the gains will be calculated to provide identical closed loop poles
to that of the system developed in Chapter 4, as these are considered the optimal
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Table 5.1: LCL filter generalised evaluation system parameters.
Circuit Parameter Value
Rated Power (S) 5kV A
Converter Side Inductor (L1) 3mH
Grid Side Inductor (L2) 1mH
Filter Capacitor (Cf 7.5µF
Filter Resonance (fres) 2.12kHz
Switching Frequency (fsw) 10kHz
Sample Frequency (fsamp) 20kHz
Sample Period (T ) 50µs
DC Bus Voltage (2VDC) 650V
BackEMF (E) 415Vrmsll
Deadtime (Td) 960ns
pole locations (i.e. maximum bandwidth and damping). For some systems, specific
gain calculation equations have also been provided in the literature, they will be
considered in the comparison. For systems with reduced degrees of freedom in the
control law either the same LCL resonance damping or the same system bandwidth
will be targeted.
The parameters used for this assessment are those listed in Table 4.2 and the
gains will be based on those listed in Table 4.3, developed in Chapter 4 for the low
resonant frequency system. The system parameters are repeated here in Table 5.1.
The individual controller form vectors and final gains used are listed as a summary
in Table 5.3 towards the end of this chapter.
5.2.1 Capacitor Current Active Damping (Form 1)
Form 1 is the same as was developed in Chapter 4 for the low resonant frequency
system, and can be seen in Fig. 5.2a [25,127]. The gains used for this comparison are
simply KP1 = KP , Tr1 = Tr and K1 = K, to provide the optimal pole locations. To
enable comparison with the other active damping forms, the closed loop pole zero
map is given in Fig. 5.3 and the simulated step response is given in Fig. 5.4.
Although this systems response was analysed in Chapter 4the reduced level of
baseband distortion now seen is due to a clean grid being used in this case, since it
was identified that the grid harmonics contributed significantly to baseband current
distortion. This is to allow clearer examination of the current tracking capabilities.
For form 1 the grid current tracks the current reference without steady state error.
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Figure 5.3: Closed loop pole zero map of active damping form 1 and form 2.
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Figure 5.4: Simulated transient response of active damping form 1 and form 2.
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5.2.2 Damping Gain in Forward Path (Form 2)
The control architecture of form 2 can be seen in Fig. 5.2b [55,77,79]. The only
change from form 1 is that the damping gain K2 is now placed in the forward path.
This means that the resultant output of the PR controller mr(k) is also multiplied
by the gain K2. The control law for this form is given by:
u(k) = KP2 (i
∗(k)− i2(k)) (5.11a)
mz(k) = K2u(k) +K2mr(k)/Tr2 −K2 [i1(k)− i2(k)] (5.11b)
and resulting in the feedback gain vectors:
Icl =
[
K2 0 −K2
]
(5.12a)
Jcl =
[
0 0 KP2K2
]
(5.12b)
Equivalent gains (to achieve matching pole locations) can be identified by
comparing the coefficients of i2(k) and ic(k) from (5.11) with those of (5.8). Note
that the coefficient of the reference current does not impact the closed loop poles.
The equivalent gains are given by:
KP2 = KP/K (5.13a)
K2 = K (5.13b)
Tr2 = Tr (5.13c)
With these gains form 2 is entirely equivalent to form 1. The pole zero map and
transient response are identical to form 1 (refer to Fig. 5.3 and 5.4 respectively). It is
only the implementation that is subtly different; there are no identified advantages
or disadvantages to form 2 over form 1.
5.2.3 Converter Side Current as Active Damping (Form 3)
Active damping form 3 uses the converter side current as the inner loop active
damping variable, instead of the capacitor current [81]. This is due to the desire to
have the current sensor placed in converter current path for over current protection.
The structure of this form is shown in Fig. 5.2b. The control law for this form is
developed by replacing the capacitor current for the converter current in (5.8b),
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giving:
u(k) = KP3 (i
∗(k)− i2(k)) (5.14a)
mz(k) = u(k) +mr(k)/Tr3 −K3i1(k)
= u(k) +mr(k)/Tr3 −K3 [i2(k) + ic(k)]
(5.14b)
and resulting in the feedback gain vectors:
Icl =
[
K3 0 0
]
(5.15a)
Jcl =
[
0 0 KP3
]
(5.15b)
Comparing the coefficients of (5.8) and (5.14), the same amount of proportional
gain for the i2 and ic components will give the same closed loop poles. The equivalent
resonant gain should can be calculated, viz:
KP3 = KP −K (5.16a)
K3 = K (5.16b)
Tr3 = (KP −K)Tr/KP (5.16c)
Applying the gain vectors (5.15) and gains (5.16) to the state space model (5.9)
gives the pole zero map shown in Fig. 5.5. The immediate difference from form 1
is the pair of non-minimum phase zeros, which will result in an initial undershoot
of current during a reference step change. This zero pair is caused by the negative
proportional gain required to maintain the ideal pole locations. The implication
of these zeros is clearly evident in the time domain dynamic response, shown in
Fig. 5.6, where a substantial undershoot results in a poor transient response and
slow reference tracking.
Results from form 3 show that when comparing between forms with identical
system poles there may still be significant differences in the system zeros and thus
reduced dynamic performance. To provide better performance using this form the
gains must be reduced, which is undesirable. To overcome this, when measuring the
converter and grid side currents, the capacitor current can be calculated internally
in the controller (i.e. ic = i1 − i2). Therefore, the form 1 controller can be achieved
with the same current sensor locations as form 3.
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Figure 5.5: Closed loop pole zero map of active damping form 3.
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Figure 5.6: Simulated transient response of active damping form 3.
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5.2.4 Weighted Average Current (Form 4)
The fourth form of active damping is also known as Weighted Average Current
[90,91], where the feedback variable into the PR controller is the weighted summation
of the grid current and converter current (refer to Fig. 5.2d). The literature claims
that this form controls a novel state, where the LCL resonant poles are cancelled
by a pair of zeros. To reflect form 4 into the state space model the control law is
required, viz:
u(k) = KP4 (i
∗(k)−Ka4i1(k)−Kb4i2(k)) (5.17a)
mz(k) = u(k) +mr(k)/Tr4 (5.17b)
and resulting in the feedback gain vectors:
Icl =
[
0 0 0
]
(5.18a)
Jcl =
[
Ka4KP4 0 Kb4KP4
]
(5.18b)
The weighted gains provided in the literature are [90,91]:
Kb4 = 1− L1
L1 + L2
(5.19a)
Ka4 = 1−Kb4 (5.19b)
These weightings are selected to achieve apparent pole-zero cancellation of the LCL
resonant poles [90, 91]; but only when the observed output is the weighted sum of i1
and i2. The literature suggests that the proportional gain be set considering only a
single inductance L1, however, the target for this review is to achieve a matching
system bandwidth between systems, this is done by matching the proportional gains:
KP4 = KP (5.20)
The pole zero map for this system, given (5.18), (5.19), (5.20) and (5.9) is shown
in Fig. 5.7, while the simulated step response is shown in Fig. 5.8. As identified
in [92], the resonant poles still exist when the grid current is the observed variable;
worse still these poles are placed on the stability boundary. This means the system
is only marginally stable.
This is validated by the step response (Fig. 5.8) where it is evident the system is
marginally stable due to the undamped resonance; the response is clearly unacceptable.
In practice the parasitic resistances of the inductors may sufficiently damp the system
resonance, but this should not be relied upon. In fact, it is identified in [90] that if
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Figure 5.7: Closed loop pole zero map of active damping form 4.
the grid inductance changes the system will be unstable and it is recommended that
a small damping resistor be used, which is also undesirable. As with any system that
measures two of the three filter currents, the third current can be calculated in the
controller and allows use of other controller forms.
5.2.5 Extended Weighted Average Current (Form 5)
In order to overcome the problem of marginal stability when using WAC, it has
been proposed [90] that additional capacitor current feedback can be used for active
damping. This structure is shown in Fig. 5.2e. The control law is similar to that of
WAC (5.17), with additional capacitor current feedback, viz:
u(k) = KP5 (i
∗(k)−Ka5i1(k)−Kb5i2(k)) (5.21a)
mz(k) = u(k) +mr(k)/Tr5 +K5ic(k)
= u(k) +mr(k)/Tr5 +K5 [i1(k)− i2(k)]
(5.21b)
Thus the feedback gain vectors are a simple extension of form 4 (5.18), with the
additional damping gain K5:
Icl =
[
K5 0 −K5
]
(5.22a)
Jcl =
[
Ka5KP5 0 Kb5KP5
]
(5.22b)
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Figure 5.8: Simulated transient response of active damping form 4.
To achieve the equivalent resonance damping as form 1 the total feedback of ic
should be equal, as the proportional gains the same. This is achieved by:
K5 = K −Ka5KP (5.23)
The other gains remain the same as for form 4, i.e. (5.19) and (5.20).
With this variation of active damping the resonant poles are now well damped
(Fig. 5.9) and the transient response is fast (Fig. 5.10). What is not easily identified
in the pole zero map, but can be seen in the transient response is that the grid current
does not track the reference due to the weighted feedback into the PR controller. A
degree of compensation in the current reference would be required to correct for this.
Form 5 requires the same number of current sensors as form 1, however it has
greater complexity in its implementation and presents no performance benefits.
5.2.6 Converter Current Feedback Only (Form 6)
The converter side current may be used as the only feedback variable reducing
sensor costs, as it will provide a degree of active damping [82, 83, 153]. That is,
the converter current contains the capacitor current in superposition with the grid
current. A controller of this form is shown in Fig. 5.2f. The control law for form 6
is:
u(k) = KP6 (i
∗(k)− i1(k))
= KP6 (i
∗(k)− i2(k)− ic(k))
(5.24a)
mz(k) = u(k) +mr(k)/Tr6 (5.24b)
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Figure 5.9: Closed loop pole zero map of active damping form 5.
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Figure 5.10: Simulated transient response of active damping form 5.
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The gain vectors only provide feedback of the converter side current into the PR
controller via Jcl, viz:
Icl =
[
0 0 0
]
(5.25a)
Jcl =
[
KP6 0 0
]
(5.25b)
This form has a single degree of freedom in the gains, only the proportional gain
KP6; this can also be viewed as form 1, with the limitation K6 = KP6. This means
that the system cannot have the same pole locations as form 1. There are, however,
two options to allow a fair comparison between the strategies; either the same system
bandwidth or the same LCL resonant pole damping.
Gain Option 1:
The same regulator bandwidth as form 1 is obtained when using the same
proportional gain as form 1, viz:
KP6 = KP (5.26)
Gain Option 2:
The same resonant pole damping as form 1 can be obtained using a root locus
approach, to give:
KP6 = 0.092A
−1 (5.27)
Both of these options are shown in the pole zero map of Fig. 5.11.
The system with an equivalent transient response has less resonance damping. This
is seen in Fig. 5.12a where the resonant oscillations continue on for one fundamental
cycle. In contrast Fig. 5.12b shows the system with matched resonance damping
exhibits a greater overshoot in the output current, but the LCL resonance itself is
well damped as is the case for form 1. The grid current does not track the reference
for either system as it is not included in the feedback. For form 6 there is evidently
a trade off between transient performance (rise time, overshoot) and resonance
damping.
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Figure 5.11: Closed loop pole zero map of active damping form 6.
5.2.7 Converter Current Feedback with Additional Active
Damping (Form 7)
Form 7 extended form 6 to provide better resonant pole damping by including
additional capacitor current feedback [82]. The control diagram for this is shown
in Fig. 5.2g. The control law is developed by taking (5.24) and adding capacitor
current feedback to the converter side current signal before the PR controller, viz:
u(k) = KP7 (i
∗(k)− i1(k)−K7ic(k))
= KP7 (i
∗(k)− i2(k)− (1 +K7) ic(k))
(5.28a)
mz(k) = u(k) +mr(k)/Tr7 (5.28b)
and resulting in the feedback gain vectors:
Icl =
[
0 0 0
]
(5.29a)
Jcl =
[
KP7 (1 +K7) 0 −KP7K7
]
(5.29b)
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(a) Matched bandwidth
(
KP6 = 0.060A
−1).
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(b) Matched resonance damping
(
KP6 = 0.092A
−1).
Figure 5.12: Simulated transient response of active damping form 6.
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Gain Option 1
Reference [82] provides a formula to calculate a value for K7, based on a continuous
time model without PWM transport delay, viz:
K7 ≈ 2ζL1ωres
KP7VDC
− 1 (5.30)
with the critical damping ratio ζ = 0.707. Using this equation results in stable,
well damped, closed loop poles when shown on a continuous time pole zero map,
Fig. 5.13a obtained using a continuous time closed loop model (4.14), developed
in Section 4.1.4. When applied to the generalised discrete time state space model
(5.9) with PWM transport delay, the result is a prediction of an unstable system, as
shown in Fig. 5.13b.
Gain Option 2:
As there are the same number of degrees of freedom in the controller as form 1,
this system can achieve the same closed loop poles, using:
KP7 = KP (5.31a)
K7 =
K
KP
− 1 (5.31b)
These resultant poles and zeros are also drawn in Fig. 5.13b. The pole zero map
now indicates a stable system for this condition, and has equivalent poles to form 1.
The simulation results for the system with the gains as proposed in [82] (Fig. 5.14a)
has a clearly unstable response. In contrast, the system with the closed loop poles
matching those of form 1 (Fig. 5.14b) provides good resonance damping and fast
transient response, but the grid current does not track the reference. It should be
noted, again, that the unstable system may be stabilised in practice by the parasitic
resistances in the system; equally a simulation may also show stability if PWM
transport delay is not implemented correctly.
This form has an advantage that the additional capacitor current for active damping
may be approximated using a bandstop filter on the converter side current [82],
allowing a single current sensor solution with good resonance damping performance.
However one must take care to use an appropriate damping gain.
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(a) Continuous time (K7 = 1.95).
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(b) Discrete time.
Figure 5.13: Closed loop pole zero maps of active damping form 7.
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(a) Critically damped using continuous time model (K7 = 1.95).
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(b) Matched poles to form 1 (K7 = 0.41).
Figure 5.14: Simulated transient response of active damping form 7.
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5.2.8 Assessment Summary
A summary of the performance of each form is provided in Table 5.2. The equations
and gains used throughout this assessment are summarised in Table 5.3.
Three main issues have been identified from this generalised assessment. Firstly,
many forms do not directly regulate the grid current. In order to control real and
reactive power flow independently (and thus power factor) the current flow into
the grid must be controlled. The forms which do not regulate this current directly
(forms 3, 4, 5 and 6) will require current reference compensation, the accuracy of
which depends on accurate knowledge of the filter parameters.
Secondly, if any two currents are measured, the third current can be calculated
and used as the active damping feedback variable. For example form 3 shows that
using converter current as the active damping variable can result in poor transient
performance, despite its ability to damp the resonance. In this case the capacitor
current can be simply calculated internally and used as the active damping variable,
ensuring identical operation to form 1.
Thirdly, some gain selection strategies proposed in the literature result in
unacceptable responses. Primarily, this is because they have focused on the poles and
zeros produced in the converter current transfer function and have not appreciated
that it is the poles and zeros of the grid current transfer function that actually define
the active damping requirements. Secondly, many studies ignore PWM transport
delay. It has been shown in this thesis how this delay severely limits controller gains
and dramatically alters the root locus paths and must always be taken into account.
The best controller forms from this analysis are form 1 and its equivalent form 2.
They provide the fastest transient performance, best resonance damping and directly
regulate the grid current without steady state error. However the best placement of
current measurement transducers is in both inductor current paths, to provide over
current fault protection.
If the system design is limited to a single current transducer then feedback of
the converter side current will provide a degree of active damping, albeit with
degraded transient performance. Further damping may be obtained by estimating
the capacitor current, from the converter current. This is done using a low pass or
notch filter to remove the fundamental component [82]. This may reduce dynamic
performance; the performance of such filters is beyond the scope of this thesis.
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Table 5.2: Summary of active damping form performances.
Form Stable Tracks i2 Damping Transient Sensors
1 Y Y Good Good 2
2 Y Y Good Good 2
3 Y N Good Bad 2
4 Y N Bad Good 2
5 Y N Good Good 2
6 (KP6 = KP ) Y N Poor Good 1
6 (KP6 = 0.092) Y N Good Poor 1
7 (K7 = 1.95) N N/A N/A N/A 2
7 (K7 = 0.41) Y N Good Good 2
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Table 5.3: Generalised assessment system vectors and gains
General Gains from Chapter 4
KP = 0.083A
−1 K = 0.060A−1 Tr = 2.08ms
Form 1
Icl =
[
K1 0 −K1
]
Jcl =
[
0 0 KP1
]
KP1 = KP K1 = K Tr1 = Tr
KP1 = 0.060A
−1 K1 = 0.083A−1 Tr1 = 2.08ms
Form 2
Icl =
[
K2 0 −K2
]
Jcl =
[
0 0 KP2K2
]
KP2 = KP/K K2 = K Tr2 = Tr
KP2 = 0.723 K2 = 0.083A
−1 Tr2 = 2.08ms
Form 3
Icl =
[
K3 0 0
]
Jcl =
[
0 0 KP3
]
KP3 = KP −K K3 = K Tr3 = (KP−K)TrKP
KP2 = −0.024A−1 K3 = 0.083A−1 Tr3 = −1.7ms
Form 4
Icl =
[
0 0 0
]
Jcl =
[
Ka4KP4 0 Kb4KP4
]
KP4 = KP Tr4 = Tr
KP4 = 0.060A
−1 Tr4 = 2.08ms
Kb4 = 1− L1L1+L2 Ka4 = 1−Kb4
Kb4 = 0.25 Ka4 = 0.75
Form 5
Icl =
[
K5 0 −K5
]
Jcl =
[
Ka5KP5 0 Kb4KP5
]
KP5 = KP K5 = K −Ka5KP Tr5 = Tr
KP5 = 0.060A
−1 K5 = 0.038A−1 Tr3 = 2.08ms
Kb5 = 1− L1L1+L2 Ka5 = 1−Kb5
Kb5 = 0.25 Ka5 = 0.75
Form 6
Icl =
[
0 0 0
]
Jcl =
[
0 0 KP6
]
Option 1: KP6 = KP Tr6 = Tr
KP6 = 0.060A
−1 Tr6 = 2.08ms
Option 2: KP6 = KP Tr6 = Tr
KP6 = 0.092A
−1 Tr6 = 2.08ms
Form 7
Icl =
[
0 0 0
]
Jcl =
[
KP7 (1 +K7) 0 −KP7J7
]
Option 1: KP7 = KP K7 =
2ζL1ωres
KP7VDC
−1 Tr7 = Tr
KP7 = 0.060A
−1 K7 = 1.95 Tr7 = 2.08ms
Option 2: KP7 = KP K7 =
K
KP
− 1 Tr7 = Tr
KP7 = 0.060A
−1 K7 = 0.41 Tr7 = 2.08ms
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5.3 Experimental Validation
Two forms of active damping were selected for experimental validation - form 1,
being the best performer with two current sensors, and form 6, the single current
sensor option. As significant baseband harmonic distortion was identified in Chapter 4
the experimental 5kV A converter was connected to the 30kV A California Instruments
MX30 grid simulator to ensure a clean, harmonic free, grid voltage. This facilitates
better assessment of the tracking performance of the current regulator.
The experimental result for form 1 is shown in Fig. 5.15. The grid current shows
a fast rise time with very little filter resonance, during the reference step change
at 0ms. There grid current also tracks the reference (shown as the dashed line). A
degree of baseband distortion is still present in the results, despite the use of the
MX30 grid simulator, this is due to the distortion effects of deadtime and device
voltage drops and is discussed in detail in Section 6. The results provide a good
match to that of the simulation result in Fig. 5.4.
The experimental results for form 6 are provided in Fig. 5.16, for both the matched
bandwidth case and equivalent resonance damping case. With matched bandwidth
(refer to Fig. 5.16a) there is less resonant oscillation when compared to the simulation
result (refer to Fig. 5.12a). The matched damping case (refer to Fig. 5.16b) shows
a faster rise time than that of the matched bandwidth system and a well damped
resonance. Although the matched damping case has less resonance, the difference
between the two systems experimentally is not as pronounced as that of the simulation
results. This is because of the real system’s parasitic resistances, particularly present
in the inductors and which are not included in the modelling. Finally, the grid
current still contains steady state error when using form 6 without compensation.
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Figure 5.15: Experimental transient response of active damping form 1.
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Figure 5.16: Experimental transient response of active damping form 6.
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5.4 Summary
This chapter has evaluated seven different forms of capacitor current active
damping architectures found in the literature. To ensure comparison on an entirely
comparable basis a generalised discrete time state space model was developed,
including PWM transport delay, which allowed ready integration of the specific
variation that each active damping form presented. Where possible, the closed loop
system poles were matched between systems, otherwise matching system bandwidth
or matching resonant pole damping was used as the basis for gain selection.
The results identified four major areas of difference between the forms, they were
whether the grid current tracks the reference (without additional compensation), the
degree of resonance damping, the transient performance (rise time and overshoot)
and the number of current sensors the system required. Of the seven forms evaluated,
form 1 was found to provide the best resonance damping, while maintaining good
transient performance and tracking the current reference. Form 2 was shown to
be identical to form 1 in terms of performance, with only minor implementation
differences. Any system using two currents sensors can be controlled using the form
1 architecture, thus there is no reason to consider the other forms.
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Chapter 6
Baseband Harmonic Current
Distortion with LCL Filters
Chapters 4 and 5 have presented a thorough theoretical analysis of the LCL
filtered system. They have provided accurate discrete time models of the system, as
well as optimal active damping controller options and gain selection methods that
maximise the controller bandwidth and resonance damping. However, for all of the
experimental waveforms so far when the LCL system is connected to a real grid, a
significant baseband harmonic distortion was observed that was not present in the
simulation results and has no obvious theoretical explanation. This chapter will now
explore this issue.
In Australia low order harmonic current emissions for power converters are
mandated by Australian Standard AS61000.3.2:2007 [154], which specifies injected
harmonic current levels up to the 40th harmonic. Since PWM switching harmonics
usually lie above this harmonic limit, IEEE Standard 1547-2003 [41] is an alternative
that specifies not only allowable low order individual current harmonics, but also a
limitation for currents above the 35th harmonic (where the PWM switching frequency
harmonics lie). Designing the LCL filter and closed loop controller to meet these
requirements requires an understanding of the root causes of baseband harmonic
currents and an appreciation of the disturbance rejection properties of the closed
loop current controller.
This chapter explores the root causes of the significant increase in baseband current
distortion seen in LCL filtered systems compared to L filtered systems. Firstly, the
passive response of the filter to grid and converter harmonic voltages will be used
to show that despite the LCL filter’s superior switching frequency attenuation, it
has a very low baseband impedance as seen by both the grid and the converter side
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voltages. The magnitudes of the significant harmonics in the grid and converter
output (caused by deadtime and device voltage drops) are shown to be of comparable
magnitude and both contribute to harmonic current distortion. Next, the closed loop
current regulation is shown to have a significant influence on disturbance rejection,
where the reduced bandwidth of the LCL controller also results in a degraded level
of performance.
Using this understanding, resonant harmonic compensators are selected as a
suitable option to reduce distortion and a design procedure is demonstrated.
Simulation and experimental results demonstrate a significant reduction in harmonic
current distortion using this approach.1
6.1 Sources of Voltage Distortion
The single phase equivalent LCL filter circuit (refer to Fig. 6.1) shows two
independent voltages sources, both of which may cause harmonic disturbances. The
grid voltage is generally assumed to be the primary source of baseband harmonics
in a current regulated converter, with the converter producing a clean fundamental
output waveform [130]. However, practical inverters have non-linear effects such
as deadtime and device voltage drops. These can also cause volt-second errors in
the output voltage, manifesting as baseband harmonics. These voltage harmonics
contribute to harmonic current generation in grid connected converters, particularly
when the converter has insufficient harmonic disturbance rejection [77]. This section
explores the characteristics of the baseband distortion present in both of these sources,
such that an effective method to overcome the distortion can be developed.
6.1.1 Converter Harmonics
The literature has provided an approximation of the averaged harmonic distortion
apparent in converters as the Fourier series of harmonics present in a square wave
L1 L2
E
Cf 

Vo
i1 i2


VCf
ic
Figure 6.1: Single phase equivalent LCL filter circuit (redrawn here for clarity).
1Many of the contributions contained in this chapter were first published by the author in [6].
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Table 6.1: Open loop system parameters.
Circuit Parameter Value
Resistor (R) 19Ω
Inductor (L) 16mH
DC Bus (VDC) 400V
Modulation Depth (m) 0.97
Deadtime (Tdt) 1.92µs
Switching Frequency (fsw) 10kHz
Fundamental Frequency (f0) 50Hz
(or ‘‘six step’’ type pattern) [131, 132], i.e. it is the odd harmonics which will be
present in the distorted phase output voltage. In order to illustrate this output
distortion an open loop inverter system was established, supplying an RL load, with
its parameters given in Table 6.1. Observing the normalised spectrum of the output
voltage from simulation, in Fig. 6.2a, odd baseband harmonics are clearly present
with magnitudes in the order of ∼ 1%. This is well above the 0.1% anticipated
harmonics associated with a regularly sampled pulse width modulator [130]. The
harmonic frequencies present are in agreement with the square wave approximations
of the distortion presented in the literature [131,132], when recognising the triplen
harmonics are not present in the spectra presented in this thesis as they cancel out
between phases in a three phase system [130].
The matching experimental system result (refer to Fig. 6.2b) shows that the
harmonic frequencies present in the output voltage are the same as those in the
simulation output voltage, however with a reduced magnitude and more rapid roll off
as the frequency increases. This can be attributed to the finite switching times of the
inverter semiconductor devices and other non-ideal factors, which are not modelled
in the simulation. However, significant harmonic frequencies are still present in the
real converter voltage output up to the 13th harmonic (650Hz).
6.1.2 Grid Harmonics
Harmonics are present in varying degrees in all electrical grids. They are caused
by harmonic currents drawn through grid impedances by non-linear loads such as
rectifiers and transformers. The harmonic content of the laboratory grid voltage at
RMIT University was measured for comparison against the levels of voltage harmonic
distortion in the converter output to determine which is the dominant source. The
grid voltage normalised harmonic spectrum is shown in Fig. 6.3.
The important identification from Figs. 6.2 and 6.3 is that the significant grid and
inverter baseband harmonics have the same frequencies and are of a similar order
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(a) Simulation with deadtime and device voltage drops.
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(b) Experimental system.
Figure 6.2: Converter output voltage Vo spectra, normalised line-line voltage.
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Figure 6.3: Laboratory grid voltage E spectrum, normalised line-line voltage.
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of magnitude. Hence, they each can create an additive harmonic current distortion
response depending on their phase relationship. The susceptibility of the system to
these harmonics, thus, needs to be considered from both the converter voltage and
grid voltage disturbance perspective.
6.2 Passive Filter Response
The passive response (i.e. no closed loop controller) of an LCL filter is now
compared to that of an L filter for both switching frequency attenuation and baseband
harmonic response. For the purpose of comparison two L filter systems are specified
and compared against the LCL filter system specified earlier in Table 4.2. The
analysis requires two different L filters to demonstrate the difference that filter
magnitude has on the passive response and the closed loop disturbance rejection in
the next section. The filter parameters used here are summarised in Table 6.2. The
LCL filter has the same parameters as used throughout this thesis, while the design
of two L filter systems are presented below.
6.2.1 Filter Response to Switching Harmonics
In order to meet IEEE Standard 519-1992 [33] the magnitude of the switching
frequency current harmonics are limited to less than 0.003pu. The major voltage
harmonics of the first PWM carrier group have magnitudes of ∼ 0.3pu [130]; hence
limiting the switching frequency to below < 0.003pu requires a filter impedance of
∼ 100pu at these frequencies. The required single inductance to achieve this level of
filtering can be calculated from the magnitude of its transfer function:
i2(s) =
1
sL
[Vo(s)− E(s)]
= YL(s) [Vo(s)− E(s)] (6.1)
where YL(s) is the filter admittance seen by the grid and converter.
For a 10kHz switching frequency the filter requirement results in a 0.5pu impedance
for an L filter at the 50Hz fundamental frequency, or a inductance of L0.5pu = 55mH
(for the 5kV A system outlined in Table 4.2). This results in an unreasonably large and
expensive inductance; it is more common that an impedance of 0.15− 0.2pu, or even
smaller, is used. This is allowable as the Australian Standard AS61000.3.2:2007 [154]
only provides current harmonic limitations up to the 40th harmonic, leaving room
for an almost arbitrary filter design between this limit and high frequency EMI
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Table 6.2: Simulation and system parameters.
Common Circuit Parameter Value
Rated Power (S) 5kV A
Switching Frequency (fsw) 10kHz
Sample Frequency (fsamp) 20kHz
Sample Period (T ) 50µs
DC Bus Voltage (2VDC) 650V
BackEMF (E) 415Vrmsll
Deadtime (Td) 1.92µs
LCL Circuit Parameter Value
Converter Side Inductor (L1) 3mH
Grid Side Inductor (L2) 1mH
Filter Capacitance (Cf ) 7.5µF
Proportional Gain (KPLCL) 0.060A
−1
Resonant Time Constant (TrLCL) 2.08ms
Damping Gain (KLCL) 0.083A
−1
L Circuit Parameter Value
0.55pu Inductor (L0.5pu) 55mH
Proportional Gain (KPL0.55pu) 1.77A
−1
Resonant Time Constant (TrL0.55pu) 960µs
0.15pu Inductor (L0.15pu) 16.5mH
Proportional Gain (KPL0.15pu) 0.53A
−1
Resonant Time Constant (TrL0.15pu) 960µs
limits. For this comparison, an inductance of 0.15pu is therefore selected giving
L0.15pu = 16.5mH.
For the LCL filter, the transfer function for the output grid current, given the
converter and grid voltages as system inputs, is derived from the state space equation
of the LCL filter system (4.2) specified in Chapter 4, using the state space to transfer
function conversion (4.3). The resultant transfer function is given by:
i2(s) =
1
sL1
γ2LC
(s2 + ω2res)
Vo(s)− γ
2
LC
sL1
L1Cfs
2 + 1
(s2 + ω2res)
E(s)
= YV (s)Vo(s) + YG(s)E(s) (6.2)
where YV (s) and YG(s) are the different admittance transfer functions seen by the
converter and grid respectively.
In contrast to the single L filter systems, an LCL filter with its third order response
is capable of meeting (and exceeding) IEEE 519-1992 with significantly reduced
magnetic component sizes. For the example LCL system, given in Table 6.2, the
filter has an impedance (as seen by the inverter YV (s)) of 145pu at the first carrier
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Figure 6.4: Bode plot of the forward path transfer function for the single and dual loop
current regulators - low resonant frequency.
frequency, with only 4mH of total inductance. This is a clear example of the
advantage that LCL filters have in mitigating PWM frequency injected currents.
6.2.2 Filter Response to Baseband Harmonics
Frequency response Bode plots are now used to demonstrate how a low per-unit
impedance increases the system susceptibility to baseband harmonic disturbances.
A frequency response Bode plot of the admittances (from (6.1) and (6.2)) for the
example cases can be seen in Fig. 6.4. The relationship between the filter admittance
and the harmonic current distortion is shown here using Ohm’s law:
I(ω) = Y (ω)Vo(ω) (6.3)
where the output current harmonic magnitude I(ω) is dependent on the filter
admittance at that frequency Y (ω) and the output voltage Vo(ω) at the given
frequency ω. A greater filter admittance (lower filter impedance) will result in more
harmonic current distortion for the same harmonic voltage.
Looking at Fig. 6.4, in the baseband region the highest admittance system is the
LCL filter, in fact it has only 0.036pu impedance at 50Hz, compared with 0.15pu and
0.5pu of the L filter systems, dramatically increasing its susceptibility to baseband
harmonic distortion. Despite its poorer baseband performance, the third order roll
off effect of the LCL filter means it has a smaller admittance and hence greater
attenuation at the first carrier group switching frequencies. Thus an LCL filter with
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comparable switching frequency attenuation can never achieve comparable baseband
filtering performance, compared to an L filter.
6.3 Influence of Closed Loop Current Regulation
The open loop characteristics of the L and LCL filter were discussed in the previous
sections, as well as the types of disturbances that can occur in grid connected
systems. However, the closed loop current regulation also contributes to the system’s
disturbance rejection [15] and thus current waveform quality. This section explores
the influence of closed loop current regulation on the system disturbance rejection to
both grid voltage and deadtime/device voltage drop disturbances.
i2(z)Li*(z)
R(z)
Kp
1/T
r
Vo(z)mo(z)
z-1 VDC
Controller Plant
E(z)DB(z)
(a) Current regulated L filter system.
i2(z)LCLi*(z)
KR(z) ic(z)
Kp
1/T
r
Vo(z)mo(z)
z-1 VDC
Controller Plant
E(z)DB(z)
(b) Actively damped LCL filter system.
Figure 6.5: Control block diagrams with deadband (DB(z)) and backEMF (E(z))
disturbances.
The standard single loop PR current regulator (shown in Fig. 6.5a) for the L filter
system is compared to that of the active damping PR current regulator for the LCL
filtered system (shown in Fig. 6.5b). Included in the control diagrams are additional
disturbance inputs; the grid voltage E(z) and the output voltage error caused by
deadtime and device voltage drops DB(z). The optimal gains developed in this
thesis are applied to each system. For the L filter these were developed in Chapter 3
and for the LCL filter these were developed in Chapter 4. They are summarised in
Table 6.2.
The current regulator for the LCL filter is more complex as it incorporates
active damping. One assumption in the development of the control model was the
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Figure 6.6: Low frequency reduction of the LCL filter into an L filter.
assumption of a short circuit grid. Thus, the model developed in Chapter 4 cannot
be used to observe system behaviour from the grid input. Fortunately in the low
frequency baseband region the behaviour of the LCL filter closely resembles that
of the L filter, with an equivalent inductance of L = L1 + L2 as shown in Fig. 6.6.
Thus, a reduced order low frequency model of the LCL filter system can be used
here.
6.3.1 Low Frequency System Model
In order to explore the closed loop characteristics of the L filter and LCL filter in
the baseband regions a new system model incorporating the backEMF and deadtime
disturbances is required. For an L filter system (or the L filter approximation of the
LCL filter system) shown in Fig. 6.6, the Laplace domain plant equation (derived
from (3.16) without resistance) is given as:
i2(s) =
1
sL
[Vo(s)− (DB(s) + E(s))] (6.4)
where L is either the single inductance or the LCL inductance L = L1 + L2, E(z)
and DB(z) are the grid voltage and converter disturbance inputs. The discrete time
form is found by applying the ZOH transform (3.28) to (6.4), viz:
i2(z) =
T
L(z − 1) [Vo(z)− (DB(z) + E(z))] (6.5)
and the plant transfer function is defined as GLi2(z), viz:
GLi2(z) =
T
L(z − 1) (6.6)
The closed loop transfer function of this system (given a reference input i∗(z) and
a PR controller Gc(z) defined as (3.34) in Chapter 3), and the transfer function
defining the system’s error ie(z) are given by:
i2(z) = i
∗(z)
Gc(z)GLi2(z)z
−1VDC − (DB(z) + E(z))GLi2(z)
1 +Gc(z)GLi2(z)z−1VDC
(6.7)
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ie(z) =
i∗(z) + (DB(z) + E(z))GLi2(z)
1 +Gc(z)GLi2(z)z−1VDC
(6.8)
These transfer functions can now be used to explore the influence of the closed
loop controller on the disturbance properties of the closed loop regulated LCL filter.
6.3.2 Controller Bandwidth
In order to examine the controller bandwidth the open loop forward path transfer
function is required. The discrete time open loop forward path transfer function
for the L filter system and low frequency approximation of the LCL system can be
formed, using the plant (6.6) and PR controller (3.34), as:
i2(z)
ie2(z)
= Gc(z)z
−1VDCGLi2(z) (6.9)
Figure 6.7 shows the open loop frequency response for the three example systems.
The two L filter systems and approximate LCL system are plotted using 6.9, while
the forward path of the full actively damped LCL filter system is plotted using 4.26
(refer to Section 4.2.3). The full actively damped LCL filter forward path is included
to demonstrate the validity of the low frequency inductive approximate model of the
LCL filter, i.e. both the full actively damped equation and the L filter approximation
have the same baseband characteristics and bandwidth.
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This frequency response demonstrates that the LCL filter system has less than half
the controller bandwidth compared to the L filter system, i.e. ωcLCL = 4800rads
−1
vs. ωcL = 10472rads
−1, despite using the same switching frequency and maximised
gains. Note also that the two L filter systems have identical open loop gains, since
the plant gain change with filter inductance is matched by an opposite change in
the controller transfer function. This can be explained by each system’s individual
design and gain limitations.
For the LCL filter system there are two limitations to the system bandwidth.
Firstly, the resonant LCL resonant frequency must be designed well below the critical
frequency (4.32) to allow active damping, viz:
fres = 0.1061fsamp <
fsamp
6
(6.10)
Secondly the controller crossover frequency must be designed significantly below this
resonant frequency for an adequate stability margin (refer to Section 4.5.1) at the
value:
fcLCL = 0.36fres (6.11)
Combining these limitations for the LCL system in this thesis (i.e. fsamp = 20kHz)
gives a resultant crossover of:
fcLCL = 0.0382fsamp = 764Hz or 4800rads
−1 (6.12)
This is in contrast to the L filter system, where the bandwidth has only a single
limitation - the sampling frequency (refer to Section 3.1.2). The bandwidth or
crossover frequency is set for a given stability margin, (derived from (3.23)) viz:
ωcL =
pi − 2φm
3
fsamp = 10472rads
−1 or 1667Hz (6.13)
Thus an LCL filtered system will never achieve the same bandwidth as a comparable
L filtered system. However the bandwidth is not the only aspect of the closed loop
system that influences the system’s response to disturbances.
6.3.3 Disturbance Rejection
Disturbance rejection defines the amount of output error created by a given
disturbance input and can be determined from the closed loop transfer function for
the system. Both the grid and inverter output voltage harmonics can be considered
as disturbances injected into the closed loop system. The disturbance rejection ratio
identifies the error created by these disturbance inputs.
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Figure 6.8: Disturbance rejection (admittance) of current controlled L and LCL filter
systems.
The error transfer function (6.8), defined earlier, can be separated into two distinct
components - the error in reference tracking and the error caused by the disturbances,
viz:
ie2(z) = i
∗
2(z)
1
1 +Gc(z)z−1VDCGLi2(z)︸ ︷︷ ︸
Reference tracking error
+ [E(z) +DB(z)]
GLi2(z)
1 +Gc(z)z−1VDCGLi2(z)︸ ︷︷ ︸
Disturbance error
(6.14)
It is disturbance error, the second term, which will be used to compare the disturbance
rejection properties of the LCL filtered system:
ieDist2 (z) = [E(z) +DB(z)]
GLi2(z)
1 +Gc(z)z−1VDCGLi2(z)
(6.15)
where ieDist2 (z) is the error in the output current caused by the disturbance inputs.
Figure 6.8 presents a Bode response of (6.15) as the system disturbance rejection
admittance at the baseband frequencies up to 1kHz, for each of the three systems.
As could be anticipated, the 0.5pu L filter system has the best disturbance rejection
(lowest admittance), the 0.15pu L filter system is next and the LCL filter has the
worst disturbance rejection (highest admittance). In fact the LCL filter system is
quite inadequate for the exemplar systems, as illustrated later in the experimental
results. Note that the substantial admittance notch at the fundamental 50Hz
frequency is caused by the primary PR controller for all systems.
This disturbance rejection result, combined with the bandwidth result (refer to
Fig. 6.7) shows that there are two major factors that influence disturbance rejection.
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The first is the size of the series inductance, whereby the larger the inductance the
greater the disturbance rejection. The second is the closed loop bandwidth, whereby
the higher the bandwidth, the greater the disturbance rejection. The LCL filter is
clearly lacking in both of these factors as it has a low series inductance and a low
controller bandwidth. Thus a method to overcome these limitations needs to be
implemented.
6.4 Improved Disturbance Rejection
The influence of the closed loop controller was discussed in the previous section,
demonstrating the need for additional disturbance rejection in the case of the LCL
filter. This section now explores the options for improving this disturbance rejection,
with harmonic compensators selected as the best choice.
6.4.1 Options for Disturbance Rejection
There are two options available for increasing disturbance rejection or disturbance
compensation - feedforward disturbance compensation or feedback disturbance
rejection. Feedforward uses a measurement or prediction of the disturbance to
create a compensating term. Feedback uses closed loop rejection to drive the error
caused by the disturbance to zero.
Feedforward compensation of the grid harmonic pollution is a well reported
technique [155--157]. However this does not aid in the mitigation of the converter
output distortion. Feedforward compensation of deadtime effects has also been
developed for some L filter systems [158], however they rely on an assumption of
smooth current and predictable current polarity. Predicting current polarity is very
difficult with high current ripple [159], as is the case for low per-unit filters, such as
the LCL filter. The ripple current characteristics of an LCL filter at the converter
side can be seen in the simulation waveform in Fig. 6.9. It contains many zero
crossings during a single fundamental cycle. This is compounded as the magnitude
of the ripple varies over a fundamental cycle due to the sinusoidal variation in grid
voltage, meaning that the instantaneous current polarity is difficult to predict.
Feedback compensation, on the other hand, is often used to reject grid harmonic
distortion [160]. One option is to increase the controller gain [77], however this
gain has already been set to its optimal value and further increase will lower the
system’s stability margin. Another option is resonant harmonic compensators,
which operate at specific frequencies of the major low order baseband harmonics
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Figure 6.9: High current ripple and multiple zero crossings at the inverter, seen in LCL
filters.
to mitigate their effects. Re-examining Figs. 6.2 and 6.3 one can identify that
the major harmonics presented in the grid voltage are also those presented in the
real converter output voltage; that is the 5th, 7th, 11th and 13th harmonics. It
was also seen in Section 6.3.3 that the disturbance in the output voltage caused
by deadtime and device voltage drop act in essentially the same manner as the
backEMF disturbance, from a controller perspective. Thus, harmonic compensators
can mitigate both non-linear converter output voltage and grid voltage harmonic
pollution simultaneously and are suitable for a low impedance or high ripple current
environment [159].
6.4.2 Design of Harmonic Compensators
Harmonic compensators take the form of a series of resonant controllers Rh(s),
with a continuous time transfer function given by:
Rh(s) =
scos (φhp)− hω0sin (φhp)
s2 + h2ω20
(6.16)
where h is the specific harmonic to compensate. The lead compensation component
φhp [161] is useful when the harmonic frequency gets close to the controller bandwidth,
where a greater stability margin is desirable because of the controller phase roll off,
caused by PWM delay or the LCL resonance. The continuous time controller form
of (6.16) is best discretised using a Tustin bilinear transformation with pre-warping
(3.33), viz:
Rh(z) =
1
2
(z2 − 1)cos (φhp) sin (hω0T )− (z2 + 2z + 1) sin (φhp) cos
(
hω0T
2
)
hω0 [z2 − 2zcos (hω0T ) + 1] (6.17)
as this maintains the ideal pole location and provides the optimum zero location [147].
Using this approach, resonant controllers at harmonic frequencies h ∈ {5, 7, 11, 13}
(identified earlier as the significant harmonics) were added into the fundamental
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Figure 6.10: Disturbance rejection (admittance) of the LCL filter system with and
without harmonic compensators.
frequency PR controller, to give the controller transfer function:
Gc+hc(z) = KP
(
1 +
1
Tr
sin (ω0T )
2ω0
z2 − 1
(z2 − 2zcos (ω0T ) + 1)
+
1
5Tr
R5(z) +
1
7Tr
R7(z) +
1
11Tr
R11(z) +
1
13Tr
R13(z)
)
(6.18)
Figure 6.10 shows the disturbance rejection of the LCL with the additional resonant
harmonic compensators (i.e. (6.15) with the new controller (6.18)). The resonant
compensators add substantial harmonic notches to the disturbance rejection response
of the LCL filter system, giving it exceptional disturbance rejection at 250Hz, 350Hz,
550Hz and 650Hz.
6.5 Simulation and Experimental Verification
Matching simulation and experimental results are now presented to verify that
the proposed controller achieves its objective of simultaneously removing harmonic
currents caused by deadtime distortion and grid voltage harmonics. The system
parameters are those given in Table 6.2. Both simulated and experimental systems
contain deadtime and grid harmonics.
Figure 6.11 shows the simulated three phase current waveforms with and without
harmonic compensators. The current waveform distortion without compensators
(Fig. 6.11a) is most apparent around the zero crossing region of each phase current.
When harmonic compensators are active (Fig. 6.11b) the current waveform is
dramatically improved and the current is distortion minimal, although some higher
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frequency harmonic distortion remains as the compensators only operate up to the
13th harmonic. These results demonstrate that a feedback type compensator is quite
capable of removing converter and grid side harmonic distortion in LCL filters.
The experimental current distortion (Fig. 6.12a) has a similar form to that of the
simulation system. Note that there are slight differences due to the finite transistor
switching times not modelled in simulation and fluctuations in the grid voltage
harmonics. The harmonic compensators are again clearly able to simultaneously
remove both deadtime and grid voltage harmonic currents, as can be seen by the
low distortion current waveform (Fig. 6.12b).
The degree of effectiveness of the harmonic compensators can be seen in the
normalised grid current spectra, shown in Fig. 6.13. The dotted lines show the
harmonic current magnitudes before compensation, while the solid lines show the
harmonics after compensation. The major harmonics, at the 5th, 7th, 11th and
13th before compensation, are almost completely removed once the compensators
are activated. All compensated harmonics are reduced to near or below 10mA,
approximately the resolution of the controller analogue to digital converter. The
THD is reduced from 8.2% to 1.8% at 8A output current.
An unexpected experimental result with the closed loop system is the appreciable
presence of 2nd and 4th harmonics in the current spectra. Neither the grid voltage
nor the converter output voltage contain any significant amount of 2nd or 4th
harmonic. In fact these current harmonics are caused by a slight imbalance between
phases in the grid voltage (about 1%). Since the current reference is balanced and
positive sequence, any grid voltage imbalance leads to a 100Hz power flow (as is
evident in single phase converters) which will manifest as a 2nd harmonic current
together with other even baseband harmonics.
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(b) With harmonic compensators.
Figure 6.11: Simulation of LCL filter system with deadtime and backEMF distortion
matching the levels present in the laboratory grid.
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Figure 6.12: Experimental results with deadtime and backEMF harmonic disturbances.
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Figure 6.13: Experimental normalised current harmonic spectra with and without
harmonic compensators.
6.6 Summary
This chapter has investigated baseband current distortion in low per-unit and LCL
filtered systems. It was shown that low impedance filters naturally result in reduced
baseband harmonic disturbance rejection. Both the converter output voltage and
the grid voltage were explored for harmonic content, and it was found that a small
set of significant baseband harmonic voltages are present in both of these voltages.
Further exploration of closed loop current controlled converters demonstrated that
LCL filters not only have the lowest baseband filter impedance, but when combined
with a maximum controller bandwidth limit that is significantly less than that of an
L filter, they have very poor overall disturbance rejection.
The grid voltage distortion and converter deadtime distortion were shown to
act in a similar manner from the controllers perspective. Thus, resonant harmonic
controllers were proposed to improve system disturbance rejection. Simulation and
experimental results prove the efficacy of the proposed compensation technique with
a significant reduction in output current THD.
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Chapter 7
Management of a Virtual Neutral
Common Mode EMI Filter
The previous three chapters have all focused on maximising the performance of
the LCL filter system. This includes maximising the bandwidth and damping of
the closed loop regulator and improving the system’s ability to reject harmonic
disturbances. However, these chapters have all focused on the differential mode
currents in the system, since the LCL filter is designed as a differential mode filter.
Common mode EMI is also a problem in switching converters, due to the high
frequency common mode voltage which appears on the DC bus.
This chapter explores the impact of a virtual neutral DC bus common mode
clamping filter on the current regulator of a grid connected inverter with an LCL
filter. The analysis provides a basis for filter design in terms of harmonic voltages
which should be suppressed and identifies the placement of the filter break point
to minimise harmonic excitation. The implications of the additional current path
on the primary current regulator are then investigated, and a strategy is proposed
to eliminate this interference by separating the current regulator into two parts -
one to manage the differential LCL filter current, and the second to damp the LC
common mode circulating current cause by the virtual neutral filter connection.1
7.1 Introduction to Common Mode EMI
One particular problem for a three phase converter is the PWM switching process,
which produces a high frequency ‘‘six step’’ common mode waveform on the DC
1Many of the contributions contained in this chapter were first published by the author in [9].
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Figure 7.1: LCL filtered converter with exemplary parasitic capacitances.
bus, seen with respect to earth. This waveform is characterised by a rapid dv/dt at
each switch transition. These transitions cause EMI currents to circulate through
parasitic capacitances within the rectifier structure (refer to Fig. 7.1), which can
interfere with either external equipment connected to the DC bus or with internal
control circuitry within the rectifier. This problem is also analogous to common
mode voltages that exist in AC motor drive VSIs [162--165], and presents a similar
level of hazard to reliable converter operation.
It is a standard approach in converter design to include an additional common
mode EMI filter between the switching converter and external grid, reducing common
mode EMI emitted into the grid. However, neither the LCL filter nor this additional
common mode filter have any influence on the common mode switched voltage that
appears on the DC bus and they do not help mitigate common mode EMI currents
that flow from the DC bus components to earth via parasitic capacitances. Hence
an additional filter is also required to manage this interference.
One approach that has been proposed is to connect a set of star connected
capacitors to the rectifier output and tie their common star point to the DC bus
midpoint [166,167]. This clamps the high frequency virtual neutral to the DC bus,
significantly lowering the induced common mode voltages on the DC bus. However,
this requires the capacitors (and other filter components) to be correctly sized to
limit circulating current, which is challenging if it is desired for convenience to use
the capacitors of the primary LCL filter to create the virtual neutral point. In
addition the virtual neutral can create an additional LC resonance in the system,
which can cause further EMI problems, or even interfere with the operation of the
primary current regulator.
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Table 7.1: LCL filter system parameters.
Circuit Parameter Value
Rated Power (S) 5kV A
Converter Side Inductor (L1) 3mH
Grid Side Inductor (L2) 1mH
Filter Capacitor (Cf ) 7.5µF
Switching Frequency (fsw) 10kHz
Sample Frequency (fsamp) 20kHz
Sample Period (T ) 50µs
DC Bus Voltage (2VDC) 650V
BackEMF (E) 415Vrmsll
Deadtime (Td) 960ns
7.1.1 DC Bus Common Mode Voltage
Figure 7.1 shows the two level VSI with LCL filter, used throughout this thesis.
The figure also shows a number of typical parasitic capacitances that couple various
sections of the converters physical structure to earth. It is these capacitances that
provide a path to earth for EMI currents, which are created by CM switching voltages
that may develop at various nodes within the converter. An understanding of the
CM switching voltage is required in order to develop an effective filter and controller.
Figure 7.2 shows the ideal common mode voltage with respect to neutral/earth
that develops at the midpoint of the DC bus, for parameters given in Table 7.1.
This waveform was developed using simulation without any consideration of the
parasitic capacitances from the DC bus to earth; the ‘‘six step’’ waveform with
very fast dv/dt transitions can be clearly seen. The peak to peak voltage swing of
this waveform is 2VDC , so its potential to influence EMI circulating current is high.
Figure 7.3 shows the experimentally measured DC midpoint common mode voltage.
This is different from the ideal case because of the filtering effects of the parasitic
capacitances, exemplified in Fig. 7.1.
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Figure 7.2: Simulation results without DC common mode filter.
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Figure 7.3: Experimental results without DC common mode filter.
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7.1.2 Modelling the Common Mode
7.1.3 Common Mode DC Bus Harmonic Source Voltage
The common mode harmonics that are present on the DC bus will now be
explicitly identified using circuit analysis and Fourier theory [130]. This begins
by establishing KVL loops (in Laplace form) for each phase of the system without
parasitic capacitances, as per Fig. 7.1, to give:
Vmid(s) + VDCSa(s) = sL1i1a(s) + sL2i2a(s) + Ea(s) (7.1a)
Vmid(s) + VDCSb(s) = sL1i1b(s) + sL2i2b(s) + Eb(s) (7.1b)
Vmid(s) + VDCSc(s) = sL1i1c(s) + sL2i2c(s) + Ec(s) (7.1c)
where x ∈ {a, b, c} represents each phase, and the switching function Sx ∈ {1,−1}
defines each phase leg switch state. The DC bus capacitance is sufficiently large to
be assumed to be a stiff voltage source.
For a three-wire three-phase system, the grid phase voltages sum to zero (Ea +
Eb + Ec = 0). The converter and grid currents also sum to zero (i1a + i1b + i1c = 0
and i2a + i2b + i2c = 0), as there is no common mode return path in this circuit.
Summing (7.1) across all three phases with these constraints gives:
Vmid(s) = VCM(s)
=
−VDC
3
{Sa(s) + Sb(s) + Sc(s)}
(7.2)
where VCM must equal the DC bus midpoint voltage. There is no path for the
common mode current to flow from the DC bus to earth, as parasitic capacitances
are not included in the model.
The phase leg switching functions can now be replaced with their harmonic
summation equivalents, derived using the well known double Fourier series [130]:
Sx(t) =
A00
2
+
∞∑
n=1
[A0ncos (n [ωot+ φx])]
+
∞∑
m=1
∞∑
n=−∞
[Amncos (mωct+ n [ωot+ φx])]
(7.3)
where x ∈ {a, b, c}; A00 and Amn are the Fourier coefficients [130]; and φx ∈
{0,−2pi/3,+2pi/3}. For asymmetrical regularly sampled two level modulation of the
VSI, the non-zero harmonics for each phase leg reduce to:
• Odd baseband harmonics - m = 0, n = {1, 3, 5 . . .}
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• Carrier and even sideband harmonics for each odd carrier multiple group -
m = {1, 3, 5 . . .}, n = {0,±2,±4 . . .}
• Odd sideband harmonics for each even carrier multiple group - m = {2, 4, 6 . . .},
n = {±1,±3,±5 . . .}
Each of these harmonic groups are labelled in Fig. 7.2b.
For the purpose of system modelling, these common mode harmonics can be
represented as a combined harmonic voltage source. This source connects the DC
bus midpoint, through an AC side common mode impedance, to the grid supply
neutral/earth, as shown in Fig. 7.4. Note that the LCL filter capacitor is unconnected
since it is a floating connection between three phases with no common mode path.
From this equivalent circuit, the variation between simulation and experimental
voltages for the DC bus midpoint voltage, shown in Figs. 7.2a and 7.3a, is now
explicable.
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Figure 7.4: Equivalent common mode circuit with parasitic impedance to earth.
For the simulation system, without parasitic impedance Zpara, no CM current can
flow through the AC side equivalent impedance. So, the AC side of the CM harmonic
voltage source stays at earth potential. Consequently the DC bus midpoint Vmid
waveform with respect to earth is exactly the sum of the common mode harmonics
VCM , i.e. the ‘‘six step’’ waveform shown in Fig. 7.2a.
For the experimental system, the parasitic impedance Zpara creates an impedance
divider with the AC side filter impedance. Hence, while the DC bus midpoint
voltage still has an identifiable ‘‘six step’’ response at the switching frequency, there
are significant harmonic magnitude reductions. Nevertheless, comparing Figs. 7.2b
and 7.3b, the harmonic spectrum is essentially unchanged.
7.1.4 Virtual Neutral EMI Filter
From the previous analysis, it is apparent that the DC bus common mode voltages
can only be mitigated by providing a low impedance connection from the DC bus
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Figure 7.5: LCL filtered converter with virtual neutral common mode filter.
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(b) Common mode circuit.
Figure 7.6: Equivalent circuits of grid converter with LCL filter and VN filter.
midpoint to earth. The approach proposed in this thesis derives from [166] and
connects an additional capacitor CCM between the LCL filter capacitor star point (a
virtual neutral) and the DC bus midpoint. This configuration is shown in Fig. 7.5.
An additional common mode inductor LCM is added to the converter output inductor
path.
The common mode inductor is sized to limit the circulating current around the
virtual neutral circuit. The additional capacitor CCM allows the resonant frequency
of the filter circuit to be set to avoid the CM baseband harmonics, while still achieving
good harmonic reduction at the switching frequencies.
Figure 7.6 shows both the equivalent per phase representation of the differential
mode circuit and the corresponding common mode circuit. Note that the common
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mode inductor does not feature in the differential mode equivalent circuit, since it
does not introduce a significant volt drop into this loop.
In order to develop a dynamic model of this filter structure the virtual neutral
connection can again be analysed using KVL, except that there are two loops to be
considered. Loop 1 starts at the DC bus midpoint, follows through the switched
phase legs to the converter side differential and common mode filters, then to the
grid side differential mode filter and back through the grid voltage. Each phase’s
KVL loop is given by:
Vmid(s) + VDCSa(s) = sL1i1a(s) + sL2i2a(s) + sLCM [i1a(s) + i1b(s) + i1c(s)] +Ea(s)
(7.4a)
Vmid(s) + VDCSb(s) = sL1i1b(s) + sL2i2b(s) + sLCM [i1a(s) + i1b(s) + i1c(s)] + Eb(s)
(7.4b)
Vmid(s) + VDCSc(s) = sL1i1c(s) + sL2i2c(s) + sLCM [i1a(s) + i1b(s) + i1c(s)] + Ec(s)
(7.4c)
Loop 2 flows through the switched phase legs to the converter side differential and
common mode filter inductors, and returns through the LCL filter capacitor and
common mode capacitor back to the DC bus midpoint. The KVL loops are given
by:
VDCSa(s) = sL1i1a(s) + sLCM [i1a(s) + i1b(s) + i1b(s)] +
1
sCf
ica(s) +
1
sCCM
iCM(s)
(7.5a)
VDCSb(s) = sL1i1b(s) + sLCM [i1a(s) + i1b(s) + i1b(s)] +
1
sCf
icb(s) +
1
sCCM
iCM(s)
(7.5b)
VDCSc(s) = sL1i1c(s) + sLCM [i1a(s) + i1b(s) + i1b(s)] +
1
sCf
icc(s) +
1
sCCM
iCM(s)
(7.5c)
Note there is now phase cross-coupling in the voltage loops, caused by the common
mode inductor.
The CM filtering properties and overall dynamics of the circuit can be analysed by
separating (7.4) and (7.5) into DM and CM components and considering each mode
in turn. The switching function harmonics can be separated into the common mode
SCM (triplen) and differential mode SxDM (fundamental and non-triplen) harmonic
representations, viz:
Sa(s) = SCM(s) + SaDM(s) (7.6a)
Sb(s) = SCM(s) + SbDM(s) (7.6b)
Sc(s) = SCM(s) + ScDM(s) (7.6c)
while the converter and capacitor current must also be separated, recognising that
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each phase carries a third of the total common mode current, viz:
i1a(s) = i1aDM(s) +
iCM(s)
3
(7.7a)
i1b(s) = i1bDM(s) +
iCM(s)
3
(7.7b)
i1c(s) = i1cDM(s) +
iCM(s)
3
(7.7c)
and:
ica(s) = icaDM(s) +
iCM(s)
3
(7.8a)
icb(s) = icbDM(s) +
iCM(s)
3
(7.8b)
icc(s) = iccDM(s) +
iCM(s)
3
(7.8c)
Substituting (7.6), (7.7) and (7.8) into (7.4) and (7.5) for each phase and separating
the DM component for each phase yields:
VoaDM(s) = sL1i1aDM(s) + sL2i2aDM(s) + Ea(s) (7.9a)
VobDM(s) = sL1i1bDM(s) + sL2i2bDM(s) + Eb(s) (7.9b)
VocDM(s) = sL1i1cDM(s) + sL2i2cDM(s) + Ec(s) (7.9c)
and:
VoaDM(s) = sL1i1aDM(s) +
1
sCf
icaDM(s) (7.10a)
VobDM(s) = sL1i1bDM(s) +
1
sCf
icbDM(s) (7.10b)
VocDM(s) = sL1i1cDM(s) +
1
sCf
iccDM(s) (7.10c)
Separating the CM component gives:
Vmid(s) + VCM(s) = s
(
L1
3
+ LCM
)
iCM(s) (7.11)
VCM(s) = s
(
L1
3
+ LCM
)
iCM(s) +
3Cf + CCM
3sCfCCM
iCM(s) (7.12)
where icxDM and i1xDM represent the different mode capacitor and converter current
respectively. Also note that VDCSCM(s) = VCM(s) and VDCSxDM(s) = VxDM(s) are
the CM and DM converter output voltages respectively.
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Table 7.2: Virtual neutral filter parameters.
Circuit Parameter Value
Common Mode Inductor (LCM) 4.6mH
Common Mode Capacitor (CCM) 2.2µF
Upon inspection it is apparent that (7.9) and (7.10) describe the dynamics of the
standard LCL per-phase DM circuit, given in Fig. 7.6a. Conversely (7.11) and (7.12)
describe the CM circuit dynamics, given in Fig. 7.6b.
A resultant equation for the common mode filtering, relating Vmid(s) to VCM(s)
can be derived by combining (7.11) and (7.12), to give:
Vmid(s) =
ω2res
s2 + ω2resCM
VCM(s) (7.13)
where the CM resonant frequency is ωresCM =
√
1
(L1/3+LCM )((3CfCCM)/(3Cf+CCM))
.
Figure 7.7 shows the frequency response relationship between VCM and Vmid with
the additional virtual neutral, given the parameters in Table 7.2. An important
feature of this filter structure is the resonant break point at ωresCM . Common mode
harmonics located below this frequency will not be filtered as the response shows a
0dB gain. Above ωresCM the filters response shows the 2nd order −20dB per decade
roll off characteristic.
It is clear that the placement of ωresCM is critical to effective filter operation. If
it is placed too low it will interfere with the baseband harmonics from the space
vector centering modulator (e.g. 150Hz, 450Hz, 750Hz) and generate significant
circulating current. If it is placed too high it will not effectively attenuate the
switching frequency harmonics (e.g. near or above 10kHz).
This resonant response is also very similar to that of the primary LCL filter and
hence is likely to similarly resonate and interfere with the current regulator unless it
is appropriately damped. Passive damping by placing a resistor in the common mode
path is the simplest solution [166], but it will cause further system losses. An active
damping approach, similar to the method presented in Chapter 4 for the main LCL
filter, would be attractive if it can be achieved. It is noted here that using active
damping places an additional restriction on the placement of ωresCM due to similar
effects as the critical LCL resonant frequency as will be explored in the next section.
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Figure 7.7: Frequency response behaviour of virtual neutral.
7.2 Implications on Current Regulator Design
Due to the coupling between differential mode and common mode currents it
is reasonable to anticipate that there may be inadvertent interactions affecting
the closed loop current regulator. The coupling is caused by both the differential
mode current and common mode current flowing through the LCL converter side
inductor and filter capacitor, thus when the current is sampled by the controller it
will contain both components. Without decoupling between the current components
in the controller the common mode current will interfere with the differential mode
controller. However, with decoupling the common mode current will require its own
separate controller.
This section explores the design of the active damping differential mode controller,
a separate active damping common mode current controller and how to combine
them to avoid interaction. The differential mode controller is that developed in
Chapter 4, with additional decoupling. The common mode controller is a simpler
structure that is only designed to damp the resonant poles.
7.2.1 Differential Mode Controller with Active Damping
As the differential mode circuit (refer to Fig. 7.6a) is the same as the standard per
phase LCL filter circuit, the active damping controller proposed in Chapter 4 may
be directly applied. However the directly measured capacitor current active damping
feedback variable will contain a component of common mode current, which must
be removed. Rearranging (7.8) in discrete time gives:
icaDM(z) = ica(z)− iCM(z)
3
(7.14a)
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i2(z)i2*(z)
KDM
Gc(z)
icDM(z)
VoDM(z)
z-1VDC GicDM(z)
i2(z) 
icDM(z)
mo(z)
Figure 7.8: Differential mode active damping controller.
icbDM(z) = icb(z)− iCM(z)
3
(7.14b)
for phases A and B (since only 2 differential mode controllers are required). Note that
in practice the capacitor current is usually indirectly calculated from the converter
side and grid side currents, but this does not change the need for common mode
current subtraction.
With the decoupled capacitor current, the differential mode currents can be
regulated using the active damping controller, from Chapter 4. The controller
diagram, with appropriate variables, is shown in Fig. 7.8.
The PR proportional gain KP and Tr are calculated using the equations developed
in Chapter 4 (refer to (4.39) and (4.40)), viz:
KP =
0.36ωresDM (L1 + L2)
VDC
(7.15)
and:
Tr =
10
0.36ωresDM
(7.16)
ensuring that the system crossover frequency is located well below the LCL resonance.
Selection of the damping gain is then performed by root locus, using the closed
loop system the characteristic equation (from (4.27)):
z + VDCKGicDM (z) + VDCKPGicDM (z) [i2(z)/icDM(z)] = 0 (7.17)
where the plant equations are:
GicDM (z) =
sin (ωresDMT )
ωresDM (L1 + L2)
z − 1
z2 − 2zcos (ωresDMT ) + 1 (7.18)
and:
i2(z)
icDM(z)
=
T 2z
L2Cf (z − 1)2
(7.19)
from (4.19) and (4.20) in Chapter 4, respectively. The root locus and final gain
selected are shown in Fig. 7.9.
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Figure 7.9: Root locus gain selection for differential mode controller.
7.2.2 Common Mode Active Damping Control
In order to analyse the common mode circulating current in the virtual neutral
filter (refer to Fig. 7.6b), a discrete time transfer function is required. In continuous
time this can be derived (from (7.11) and (7.12)) as:
iCM(s) =
1
L1/3 + LCM
s
s2 + ω2resCM
VCM(s) (7.20)
As the system is a digital sampled system, the ZOH transformation [145] is used to
transform this equation into discrete time:
GiCM (z) =
sin (ωresCMT )
ωresCM (L1/3 + LCM)
× z − 1
z2 − 2zcos (ωresCMT ) + 1 (7.21)
Upon inspection one can recognise that this equation has the same dynamics as the
capacitor current equation of the LCL filter (4.19), and thus it must have the same
active damping characteristics. In order to apply active damping, the resonance
frequency must be located well below the critical resonant frequency (identified in
Chapter 4 as (4.32)), viz:
ωresCM <
pi
3T
(7.22)
This resonant frequency boundary is also drawn in Fig. 7.7 and provides the last
criteria in the filter design.
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z-1VDC GiCM(z)moCM(z)
KCM
Figure 7.10: Common mode active damping controller.
It is noted that ωresCM can be designed at the critical frequency but then passive
damping is required. It is also noted that Section 4.3.2 showed a resonant frequency
designed above the critical frequency can be stabilised using positive feedback of
the capacitor current for active damping (refer to Fig. 4.18). However this is not
recommended for a virtual neutral design as its filtering characteristics are only
present above the resonant frequency. If the resonant frequency is too close to the
switching frequency the filter will be significantly less effective or may be excited by
the switching harmonic sidebands.
A similar control approach to the LCL filter can be used to actively damp the
common mode LC resonance in this circuit. The main difference is that the common
mode controller does not need to regulate a target current, the feedback is only
required to move the resonant poles into the stable region. Hence only a proportional
feedback controller is required, as shown in Fig. 7.10. The closed loop system transfer
function is required in order to calculate the common mode damping gain using a
root locus method. This is given as:
iCM(z)
moCM(z)
=
VDCGiCM (z)
z +KCMVDCGiCM (z)
(7.23)
The gain of this controller is then set using the plant characteristic equation found
by equating the denominator of (7.23) to zero, viz:
z +KCMVDCGiCM (z) = 0 (7.24)
and a similar root locus approach to the LCL current regulator. The root locus and
selected gain are shown in Fig. 7.11. The gain is selected to provide a sufficient level
of damping performance and avoid any inadvertent interaction with the differential
mode controller (as shown in Fig. 4.22).
7.2.3 Combining the Controllers
Finally, the differential mode and common mode controllers are combined to make
the complete control system, shown in Fig. 7.12. Note that as usual for a three phase
system, the differential mode PR controller is only used for phases A and B, and the
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Figure 7.11: Root locus gain selection for common mode controller.
phase C modulation command is the negative sum of phase A and B, viz:
m′oc = −m′oa −m′ob (7.25)
The common mode active damping modulation command is then added onto all
three differential mode phase leg modulation commands to form the final modulation
command of:
m′′ox = m
′
ox −moCM (7.26)
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Figure 7.12: Combined differential mode and common mode controllers.
7.3 Simulation and Experimental Results
The simulation and experimental systems in this thesis have been further developed
to incorporate the virtual neutral circuit, in order verify the common mode voltage
mitigation technique and active damping schemes proposed. The parameters for
the LCL filter and virtual neutral filter are listed in Table 7.1 and 7.2 respectively,
the resultant gains for the differential mode and common mode controllers are
summarised in Table 7.3. The harmonic compensators, developed in Chapter 6, were
employed for all tests to ensure clean current waveforms. A step change from 4A to
8A reactive was used to excite any potential system resonances.
Three sets of simulation results are presented in Fig. 7.13, demonstrating the
system without virtual neutral filter (Fig. 7.13a); with virtual neutral filter but
Table 7.3: Differential Mode and Common Mode controller gains.
Gain Value
Differential Mode Proportional (KP ) 0.060A
−1
Differential Mode Resonant (Tr) 2.08ms
Differential Mode Damping (KDM) 0.083A
−1
Common Mode Damping (KCM) 0.062A
−1
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without common mode damping (Fig. 7.13b); and the system with common mode
active damping (Fig. 7.13c).2
Without the virtual neutral common mode filter the DC bus mid-point voltage
shows the high frequency voltage ripple predicted by the theory in Section 7.1.1, but
the inverter is able to supply clean current waveform into the grid. However, when
the virtual neutral filter is incorporated (irrespective of damping) the mid-point ripple
is reduced to a triangular waveform due to space vector centering, with minor levels
of switching frequency ripple. This is consistent with the low pass filter response of
the virtual neutral network.
The non-actively damped system shows significant resonant ripple in the DC bus
mid-point voltage. This is expected as the common mode closed loop resonant poles
are on the stability boundary. The common mode resonant effect also couples into the
differential current that enters the grid, demonstrating the need for decoupling. This
is in contrast to the actively damped system which contains no appreciable resonance,
except during the transient event, which is quickly damped. Thus the simulation
results prove that common mode active damping ensures minimal resonance present
in the DC bus mid-point voltage and the inverter produces a high quality output
current.
The experimental results provide a good match to those of simulation. The voltage
seen at the DC but mid-point has the same triangular pattern and the output current
quality has not been compromised using the virtual neutral filter. However a small
degree of high frequency ripple can be seen in the DC bus measurement. This may
be due to two reasons - parasitic coupling in the circuit which has not been modelled,
or the high frequency performance degradation of inductors and capacitors.
Figure 7.15 compares the experimental spectrum of the DC bus midpoint voltage,
with and without the virtual neutral in place. The reduction of switching frequency
harmonics is substantial, and clearly validates the filter concepts. Furthermore, as
anticipated, the triplen baseband voltages are still present when the virtual neutral
is in place. However, due to the underdamped common mode resonance there is a
minor increase in some of these baseband harmonic magnitudes.
2The system without common mode active damping still contains the differential mode active
damping to ensure system stability.
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Figure 7.13: Simulation results (continued overleaf).
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Figure 7.13: Simulation results continued.
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Figure 7.14: Experimental results.
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Figure 7.15: Experimental spectrum of the DC bus midpoint voltage.
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7.4 Summary
This chapter has presented an analysis of the common mode EMI problem seen
in three phase power electronic converters and developed a virtual neutral filter
topology to overcome it. The spectral analysis of the common mode DC bus voltage
showed that it contains both a set of baseband harmonics and the high frequency
switching harmonics. The high frequency harmonics are identified as the ones which
must be filtered out. The virtual neutral filter topology was then explored and using
the results a design methodology was proposed whereby the LC resonant break point
was set below the switching harmonics to achieve filter but above the baseband
harmonics to prevent undesired interactions.
Following the filter design, further analysis was undertaken to determine what
effect the new filter had on the primary current regulator. It was shown that without
the correct decoupling the virtual neutral LC resonance would impact on the current
regulator and result in output current distortion. A decoupled control structure was
proposed including additional active damping on the common mode LC resonance.
Simulation and experimental results demonstrated that the proposed virtual neutral
filter design was highly effective in reducing the switching frequency common mode
harmonics seen on the DC bus. These results also showed high quality output current
with the virtual neutral filter in place, validating the proposed controller.
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Chapter 8
Description of Simulation Model
Throughout this thesis simulation results have been presented to validate all
theoretical developments. Simulations provide a time efficient and cost effective
manner to fully explore new concepts in intricate detail, without the hazards
associated with prototype experimental systems. In this work the PSIM package [168]
has been used extensively as it allows accurate simulation of both the switching
converter power stage and the discrete closed loop controller. PSIM also provides the
facility to use DLL and C code blocks, allowing direct development of experimental
microcontroller code in simulation. This also means many simulations were performed
using the identical closed loop controller code as their matching experimental results.
This chapter is split into three sections for each of the main system components
and the control DLL block code, seen in Fig. 8.1. Each component is designed to
reflect the behaviour of the experimental system to the necessary level for matching
results.
• Power Stage
The power stage contains the switching converter, LCL filter, EMI filter and
mains electricity grid.
• Controller Stage
The controller stage contains the DLL block and PWM modulator.
• DLL Block
The DLL block itself contains the compiled C code for the entire control
algorithm.
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Figure 8.1: Overview of PSIM simulation.
8.1 Power Stage
The simulated power stage reflects that of the experimental three phase voltage
source inverter with LCL filter, virtual neutral EMI filter and the mains grid. The
power stage shown here is that the virtual neutral EMI filter, this can be removed
or disabled to simulate the original LCL filtered converter.
8.1.1 Switching Converter
Figure 8.2 shows the three phase VSI power stage topology, each phase leg is a
series pair of N-channel IGBTs, including anti-parallel diodes. Each IGBT is switched
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Figure 8.2: Simulated VSI switching converter.
independently by the PWM modulator; the output of each phase leg connects to the
LCL filter.
The DC bus consists of a split capacitance to provide access to the midpoint for
the EMI filter connection. The DC bus voltage is measured and fed into the DLL
control block for feedback PI control of the DC bus. Other measurement points are
applied to explore the circuit behaviour.
8.1.2 LCL and EMI Filter
The topology of the combined LCL filter and EMI filter is shown in Fig. 8.3. The
main LCL filter inductors (L1 and L2) are represented by discrete inductors, while
the common mode filter inductor (Lcm) is represented by a 3 way coupled inductor,
specified to match the behaviour of the experimental unit. The capacitors are all
discrete units. The inputs to the LCL filter are the voltage source converter and the
grid. The capacitor star point may be connected to the DC bus mid point (Vmid)
when the virtual neutral EMI filter is required.
For the purpose of feedback current control and active damping the converter
current (i1) and grid current (i2) are measured and fed into the DLL control block.
As was noted in Chapter 5, the capacitor current can be calculated from these two
measurements for control, as this is how it is performed in simulation and in the
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Figure 8.3: Simulated LCL filter and EMI filter.
experimental system. Other circuit measurements are taken for exploring the circuit
behaviour.
8.1.3 Mains Electricity Grid
Figure 8.4: Simulated electricity grid.
The electricity grid is represented by controlled voltage sources behind a small
impedance. These voltage sources a fed a reference waveform containing the
fundamental voltage at a nominal 415Vll, and harmonic components at the 5th,
7th, 11th and 13th harmonic if desired. The magnitude of these harmonics were
taken from RMIT University’s laboratory and are listed in Table 8.1.
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Table 8.1: Grid harmonics at RMIT University.
Harmonic Number Relative Magnitude
Fifth (5th) 1.0%
Seventh (7th) 0.3%
Eleventh (11th) 0.4%
Thirteenth (13th) 0.1%
The star point (neutral point) of the controlled voltage sources is used as the
simulation reference ground. This is important as it allows use as an effective
approximation of system neutral and earth, given the Multiple Earthed Neutral
(MEN) system used in Australia; this is especially useful for taking the common
mode DC bus voltage measurements.
8.2 Controller Stage
The controller stage compromises of the PWM modulator and a DLL block
responsible for the closed loop current control, active damping and DC bus voltage
control.
8.2.1 PWM Modulator
Figure 8.5: Simulated PWM modulator.
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The PWM modulator used in PSIM is shown in Fig. 8.5. It takes the PWM
command, in the range of 0 − 7500 representing −100% to 100% modulation
depth for each phase leg to match the behaviour of the microcontroller. This
is then compared against a 10kHz triangular carrier wave to produce the switching
commands. Deadtime is included by delaying the rising edge for both the upper and
lower switches.
An additional input ‘‘PWM enable’’ is present as an analogue to the Action
Control Register of the microcontroller. This allows all switching signals to be held
low until the controller is ready to enable switching and is used to allow a clean
start-up.
8.2.2 DLL Block
Figure 8.6: DLL control block inputs.
The inputs to the controller can be seen in Fig. 8.6, while the outputs are shown in
Fig. 8.7. The first input is an interrupt like signal, synchronised to the modulator. Its
purpose is to run the code with the correct timing to achieve synchronous sampling
and the correct sample frequency. The measurement inputs are the five currents
required for the control algorithms proposed in this thesis as well as the DC bus
voltage. Each measurement input is scaled to the same value as the analogue scaling
circuitry in the experimental system. The DLL also contains inputs for the reference
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Figure 8.7: DLL control block outputs.
DC bus volt, reference quadrature/reactive current (as a phasor), grid voltage phase
for synchronisation, and various control signals for enable, operation mode, current
step change, active damping, harmonic compensation and space vector centering.
The four functional outputs are the three modulation commands and the PWM
enable command, to be fed to the PWM modulator. Each of the modulation
commands contains a unit step time delay as part of the PWM transport delay. All
other outputs are connected to probes to allow easy observation of internal variables
in the DLL controller.
8.3 DLL Block Functionality
The DLL block is responsible for the majority of the control functionality in
the simulation. The C code is written using fixed point (integer) arithmetic as
the microcontroller is also a fixed-point unit. Details of the microcontroller are
discussed in Section 9.2.2; the C code can be found in Appendix A. The DLL block is
synchronised to the PWM modulator and operates at twice the switching frequency,
to reflect the timer interrupt based operation of the experimental system. Figure 8.8
shows a flow diagram of the code operation, each section is discussed in turn.
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Figure 8.8: DLL code flow diagram.
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• Analogue Measurements
The DLL block reads in measurements for the three converter side currents, two
grid side currents (phase A and phase B) and the DC bus voltage. The current
measurements have a fixed point scale of Q5.10 allowing measurement up to
16A peak to peak, while the DC bus has a scale of Q10.5 to allow measurement
of up to 1024V.
• Grid Synchronisation
Synchronisation is required to ensure the reference currents have the correct
phase with respect to the grid voltage. This can be performed using a software
PLL based method [169] or synchronisation is not required when the external
phase input (manually synchronised to the simulation grid voltage) is used.
• Start-Up Control
Initial conditions are applied to all internal controller states to prevent
uncontrolled start up transients due to the system flat start. The system
is then only enabled at the peak of the phase A grid voltage. This section also
provides the PWM enable command for the PSIM modulator.
• DC Bus Regulation
PI control is applied to regulate the DC bus voltage. The DC bus regulator
generates the direct (in phase) current command.
• Reference AC Waveform Generation
The waveform generator takes the reference direct current (from the DC bus
regulator) and quadrature current (from the external command input) and
generates the two required sinusoidal commands (phase A and phase B), using
an inverse dq transformation. This section is also responsible for regulating a
step change of the quadrature current reference command at regular intervals.
• Current Regulation
The current regulation section is primarily responsible for the proportional
and fundamental resonance controllers to track the reference currents. It also
contains the harmonic compensators, which may be activated individually
as required (from an external PSIM input). All resonant controllers are
implemented using a delta operator method [170] to ensure accurate operation
using fixed point calculations.
• Active Damping
To implement active damping the capacitor current is calculated internally by
subtracting the input grid current from the input converter current. This is
then subtracted from the output of the current regulator with the appropriate
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damping gain applied. If the active damping flag is disabled, the capacitor
current is simply held at zero so as to have no effect. The common mode active
damping is also applied here if enabled.
• Modulator Calculations
The modulator takes the voltage command from the current regulator and
active damping controller and applies DC bus compensation, space vector
centering, saturation detection and appropriate scaling. DC bus compensation
ensures the inverter applies the correct output voltage as the current regulator
relies on an assumed nominal voltage. The saturation detection code detects
modulation commands greater than 1 or less than −1, and provides a signal
for the current regulator to apply anti-windup. The final step is where the
voltage command is scaled into the appropriate range of values for the external
comparators in the PSIM modulator.
8.4 Summary
This chapter has presented an overview of the PSIM based simulation system used
throughout this thesis. The power stage and PWM modulator are represented using
PSIM’s built in power electronics and control blocks, while the control algorithm
was implemented using a DLL with compiled C code. The simulation was developed
to match the experimental systems microcontroller operation and for second order
practical effects such as deadtime, grid voltage harmonics and PWM transport
delay.
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Chapter 9
Description of Experimental
Prototype
As the final step in validating the theoretical developments and simulation results,
an experimental 5kV A prototype grid connected converter with LCL filter was
established. This is a necessary step up from simulation as various practical
effects may limit and degrade the converter and control system performance. The
experimental system allows any limitations to be identified and corrected, ensuring
a fully practical result.
A block diagram of the experimental system is shown in Fig. 9.1. The converter is
based on a modified NY-VSI supplied by Creative Power Technologies [171]. This
system includes an IGBT based power stage, with bulk DC capacitance; a DSP based
controller board; analogue measurement circuitry; and other miscellaneous circuitry
required for safe grid connection. The system was modified with an external LCL
filter and virtual neutral EMI filter. Figure 9.2 shows a photo of the experimental
test bench, while Fig. 9.3 shows an overview of the internals of the modified NY-VSI
converter.
This chapter presents details on the hardware and software used in the experimental
system. This chapter is separated into three sections, for the power stage hardware,
the controller stage hardware and the DSP software.
• Power Stage
The power stage contains the the voltage source converter, LCL filter, virtual
neutral filter and grid emulator.
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Figure 9.1: Block diagram of experimental test bench.
• Controller Stage
The controller stage contains the DSP control board and current measurement
circuitry.
• DSP Microcontroller and Software
The DSP microcontroller performs the control loops and supervisory function-
ality.
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9.1 Power Stage
9.1.1 Voltage Source Converter
The voltage source converter consists of three 1200V 50A IGBT pairs to form
three converter phase legs, as shown in Fig. 9.4. These are linked together with
copper busbar and then connected to the bulk capacitance of four 4mF capacitors,
shown in Fig. 9.5. Three 2.2µF capacitors are attached directly to the underside of
the DC busbars to provide high frequency switching support.
Figure 9.4: Experimental VSI with IGBTs and high frequency capacitors.
9.1.2 LCL Filter and Virtual Neutral Filter
These filters consists of four components:
• Converter side inductors (L1)
The converter side inductors are three matching configurable inductors, shown
in Fig. 9.6. Using external links they can be configured for a range of values
from approximately 200µH to 20mH, with a nominal current rating of 12A.
The inductors were custom made by Dyne Industries [172] with amorphous
metal cores.
• Capacitors (Cf and CCM)
The filter capacitors are X2 rated AC film capacitors, and are attached to a
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Figure 9.5: Experimental VSI bulk capacitors.
custom prototype board along with the additional capacitor required for the
virtual neutral filter.
• Grid side inductors (L2)
The grid side inductors are three commercial laminated steel core inductors.
These inductors are shown mounted in Fig. 9.7.
• Common mode inductor (LCM)
The common mode inductor was custom made by wrapping insulated wire
around toroidal powered iron cores to achieve the desired inductance. This
inductor is shown in Fig. 9.8.
9.1.3 DC Bus Soft Charge
In order to avoid substantial inrush current, due to direct mains connection of
the VSI, a resistive soft charger is used. It is programmed to bring the DC bus
voltage up to the required value before the main contactor is closed in over the top.
A rendering of the board is shown in Fig. 9.9.
9.1.4 Grid Emulator
Chapter 5 required a clean, harmonic free, electrical grid for the experimental
evaluations; this was created using a California Instruments MX30-3Pi 30kV A
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Figure 9.6: Converter side inductor.
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Figure 9.7: Grid side inductor.
Figure 9.8: Common mode inductor.
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Figure 9.9: CPT-E18 resistive soft charge board [171].
programmable bidirectional AC source [173]. The unit is shown in Fig. 9.10. Though
it has the capabilities to produce arbitrary AC waveforms, it was used to generate a set
of three phase waveforms with minimal harmonic distortion. All other experimental
results were produced with the converter connected to the laboratory grid.
Figure 9.10: California Instruments MX30 programmable AC source.
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9.2 Controller Stage
9.2.1 DSP Controller Boards
The controller boards are a CPT-E13 paired with a CPT-DA2810 DSP sub-board,
the two boards are shown together in Fig. 9.11. Figures 9.12 and 9.13 show functional
diagrams of the CPT-E13 and CPT-DA2810 receptively.
Figure 9.11: CPT-E13 controller board with CPT-DA2810 plug-in.
The CPT-E13 contains many features required to drive a power electronic converter,
including:
• Switch mode flyback power supply. This takes a 240V input and creates the
various power rails required by the controller.
• Analogue conditioning circuitry for voltage and current measurements. This
opamp based circuit provides gain and offset buffering, and is configurable by
changing resistors and capacitors.
• Isolated digital inputs and outputs. These may used for user input buttons
and external relay driving.
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• Isolated IGBT gate drive circuits. The board used in this work has 6 of the 8
gate drive circuits loaded. For protection, the gate drive circuits monitor the
IGBTs for desaturation and feed back a shutdown signal if a fault occurs.
• AC zero crossing detection comparator. This is used for grid voltage
synchronisation.
• Other miscellaneous input and output conditioning circuitry.
The CPT-DA2810 contains the TI TMS320F2810 DSP and basic circuitry required
for the DSP to operate, including:
• Low voltage power supply, generating 3.3V and 1.8V for the DSP.
• JTAG interface and flash ROM for programming.
• TTL serial header for the terminal based user interface.
• Analogue input protection circuitry.
• Signal breakout and routing to the 80 pin header interface with the CPT-E13.
9.2.2 Texas Instruments TMS320F2810 DSP
The TI TMS320F2810 DSP is designed specifically for power electronic and
motor control applications. It contains many peripheral components useful for these
applications [174]. The main peripherals used in this work are:
• Central Processing Unit
The CPU is a 32 bit processor with a 64 bit accumulator, allowing it to handle
64 bit results (32 bit x 32 bit). However it does not contain a floating point
unit, thus all time critical calculations were performed using fixed point, or
integer, calculations.
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Figure 9.12: Functional diagram of CPT-E13 [171].
Figure 9.13: Functional diagram of CPT-DA2810 [171].
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• Event Managers
The two independent event managers, each contain a set of general purpose
timers, compare/PWM units and capture units. The event managers are
used for the ADC and control interrupt timing as well as PWM generation,
deadband generation and synchronisation based on hardware zero crossing
detection. The event managers also contain a Power Device Protection input,
which can immediately disable all switches if a fault occurs.
• Analogue to Digital Converter
The ADC consists of a 12 bit pipelined unit, with 16 multiplexed inputs. It
is responsible for all analogue voltage and current measurements used for
the control loops, background routines and safety functionality. The ADC is
triggered by the event manager to ensure synchronous sampling of the currents.
• Serial Communication Interface
The SCI is primarily used for the terminal based user interface. It is connected
to the users laptop via an RS232 isolation board for equipment safety.
9.2.3 Current Measurement Circuitry
Hall effect current sensors, external to the CPT-E13, are used for current
measurement. Five LEM LA-100P, placed in each of the inductor current paths
allowed every current in the system to be known. The capacitor current and common
mode current were calculated internally from these measurements. One of the
external CPT-LEM boards is shown in Fig. 9.14.
Figure 9.14: External hall effect current sensor on CPT-LEM.
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9.3 Microcontroller Software
The program in the DSP operates at two levels - background and interrupt. The
background routine is responsible for the state machine, user interface and some
protection. The main control interrupt takes priority over the background routine
and is responsible for all time critical control algorithms, including synchronisation
and voltage/current regulation, as well as further protection. The code for the control
interrupt is substantially similar to that of the simulation DLL (refer to Section 8.3),
making program development quicker. The DSP code can be found in Appendix A.
9.3.1 Background Routines
State Machine
The state machine is responsible for the overall operation of the converter, and is
called regularly using a 1ms CPU timer. Transitions between states are triggered by
either completion of the state (e.g. transition out of Initialisation), user input (e.g.
transition from Stop to Start) or detected faults (e.g. transition into Fault). The
following state progression is used for closed loop grid connected operation:
• State Initialisation
Initialises the ADC, event managers, interrupts, variables and various IO.
• State Input AC
Waits for the minimum level of AC input voltage.
• State Calibration
Calibrates the LEM current measurements to remove the inherent DC offset.
• State Sequence
Detects grid voltage phase sequence.
• State Charging
Closes in the soft charge resistor circuit and waits for the required DC bus
voltage.
• State Close Contactor
Closes in the main AC contactor.
• State Stop
This is the normal converter idle state. Waits for user input to enable.
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• State Start
Checks for synchronisation and starts PWM switching.
• State Run
This is the normal converter operation state. Waits for user input to disable
switching and passes current and voltage references to the control interrupt.
When disabled the state progression is State Input AC.
• State Fault
Disables all PWM switching, opens main contactor, and records the fault data.
Any other state may detect a problem and proceed to State Fault.
User Interface
The user interface is a text based terminal, which displays the vital operating
information such as the system state, voltages and current references. A screen
shot of the interface is shown in Fig. 9.15. The interface is bi-directional, allowing
keyboard inputs to set system parameters. The interface is also used for debugging
purposes, as the ‘‘grab code’’ records a programmed series of variables from a number
of control interrupts in succession and then displays them, allowing verification of
control algorithms.
Figure 9.15: Terminal based user interface.
9.3.2 Control Interrupt Routine
A flow diagram of the control interrupt routine is shown in Fig. 9.16. The
functionality is similar to that described in Section 8.3 for the simulation DLL block,
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due to using the same C code. However all steps are described below for ease of
reference.
• Analogue Measurements
The raw ADC measurement results are recorded from their respective result
registers. The three converter side currents, two grid side currents (phase A
and phase B) and the DC bus voltage are measured. The current measurements
have a fixed point scale of Q5.10 applied allowing measurement up to 16A peak
to peak, while the DC bus has a scale of Q10.5 applied to allow measurement
of up to 1024V.
• Grid Synchronisation
The grid synchronisation uses the zero crossing detection hardware on the
CPT-E13. This is fed into a capture port to ensure accurate timing of the zero
crossing event and its frequency. Software is then responsible for detection and
correction of any frequency and phase errors in the synchronised references.
• Over-Voltage and Over-Current Protection
If the value of DC bus voltage, grid voltage or any current go over (or under)
their set thresholds the system stops switching and enters State Fault. There
is both software fault detection, based on the measured voltages and currents,
as well as hardware fault detection using comparators on the analogue inputs.
• Start-Up Control
Initial conditions are applied to all internal controller states to prevent
uncontrolled start up transients due to the system flat start. The system
is then only enabled at the peak of the phase A grid voltage. This section also
provides the PWM enable command for the event manager’s Action Control
Register.
• DC Bus Regulation
PI control is applied to regulate the DC bus voltage. The DC bus regulator
generates the direct (in phase) current command.
• Reference AC Waveform Generation
The waveform generator takes the reference direct current (from the DC bus
regulator) and quadrature current (from the external command input) and
generates the two required sinusoidal commands (phase A and phase B), using
an inverse dq transformation. This section is also responsible for regulating a
step change of the quadrature current reference command at regular intervals.
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• Current Regulation
The current regulation section is primarily responsible for the proportional
and resonance controllers to track the reference currents. It also contains
the harmonic compensators, which may be activated individually as required
(from an external user input). All resonant controllers are implemented using
a delta operator method [170] to ensure accurate operation using fixed point
calculations.
• Active Damping
To implement active damping the capacitor current is calculated internally by
subtracting the input grid current from the input converter current. This is
then subtracted from the output of the current regulator with the appropriate
damping gain applied. If the active damping flag is disabled, the capacitor
current is simply held at zero as to have no effect. The common mode active
damping is also applied here if enabled.
• Modulator Calculations
The modulator takes the voltage command from the current regulator and
active damping controller and applies DC bus compensation, space vector
centering, saturation detection and scaling. DC bus compensation ensures the
inverter applies the correct output voltage as the current regulator relies on an
assumed nominal voltage. The saturation detection code detects modulation
commands greater than 1 or less than −1, and provides a signal for the current
regulator to apply anti-windup. The final step is where the voltage command
is scaled into the appropriate range of values for the event manager’s PWM
comparators.
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Figure 9.16: Flow diagram of the experimental interrupt code.
9.4 Summary
This chapter has presented the experimental prototype 5kV A grid connected
converter used to validate the work throughout this thesis. The converter hardware
is based on a modified CPT-NY unit, with additional LCL filter and virtual neutral
filter. The controller platform was based on a CPT-E13 with CPT-DA2810 controller
card and TI TMS320F2810 DSP. The DSP was responsible for the implementation
of the full control system, the majority of the code used in the control interrupt
routine was identical to that of the simulation DLL block.
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Chapter 10
Conclusions
Grid connected converters with LCL filters have been the focus of significant
research effort for more than a decade. One particularly important aspect of these
converters is active damping of LC resonance in the filter, which eliminates the need
for inefficient or complex passive damping networks. Active damping is incorporated
at the current regulator level, thus a thorough foundation in understanding of
current regulation for L filtered systems is required to develop a good LCL filter
active damping controller. It is also now generally understood that PWM transport
delay is the major limitation to the current regulator bandwidth and thus overall
performance [14,15].
Knowledge and understanding from L filter current regulation has been applied in
this thesis to the LCL filtered system with active damping, specifically with the aim
of determining the limiting factors in active damping controllers by using discrete
time analysis. In addition the optimal active damping current controller has been
explored in terms of dynamic performance, resonance damping, power quality and
response to disturbances.
The work carried out in this thesis provides substantial contributions to the field
of LCL filters. The contributions are summarised in the following sections, including
both the use of state feedback for L filtered systems and the development of an
active damping current regulator with high power quality for LCL filtered systems.
There is also scope to extend the active damping of LCL filters to use more complex
control systems, or to apply this knowledge to other resonant filter circuits. This
chapter also provides such suggestions for future work.
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10.1 Summary of Research
10.1.1 Discrete Time AC Current Regulation
This thesis has demonstrated the use of discrete time state feedback control to
overcome the limitations that PWM transport delay imposes on L filtered converters.
PWM transport delay inherently limits the level of gain and bandwidth that a closed
loop PI or PR current regulator can achieve, because of roll off in the phase response
at higher frequencies. However, when modelled in discrete time, the L filter system
presents an additional state variable representing the PWM transport delay. With
feedback of this variable, full state feedback can be achieved, providing increased
controller gain and transient performance benefits.
Gain selection for the state feedback PI controller was performed using a pole
placement method, as there are only three system poles. It was shown that the
conjugate pair of poles should be placed to determine the approximate controller
bandwidth; while the third real pole heavily influences the overall system gain and
should be placed conservatively. For the state feedback PR controller a LQR gain
optimisation was used, as the four system poles make direct pole placement more
challenging. The LQR weightings provide for rapid reference tracking, while limiting
current overshoot.
PWM modulator saturation was shown to cause instability in the high gain
state feedback controllers, when using standard antiwindup techniques. A novel
antiwindup method was proposed, which feeds the internal controller states with a
saturated signal, instead of the unbounded error signal. This provided stability for
the state feedback PI and PR controllers, even during step change transients with
significant modulator saturation.
Experimental results showed that the state feedback PI controller provided
adequate sinusoidal reference tracking where a system using a standard PI controller
could not. This is because of the significant increase in gain achieved at the
fundamental frequency, reducing error and improving disturbance rejection. The
state feedback PR controller proved particularly beneficial for a low pulse ratio
system, where the highly limited bandwidth of a traditional PR controller resulted
in a transient settling time of several fundamental cycles. In contrast, the state
feedback controller showed a settling time of only a few switching cycles, because of
its increased bandwidth.
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10.1.2 Active Damping of an LCL Filter
This thesis has developed a new discrete time transfer function model of the LCL
filter with single loop controller and dual active damping controller. These models
allowed identification of two regions of significance for the LCL filter operation.
The low resonant frequency region, where active damping is mandatory for stable
operation; and the high resonant frequency region, where active damping is not
required for stable/high quality operation.
With this information, the work progressed to develop the optimal controllers for
each case. For the high resonant frequency region, the single loop controller was
shown to have the same stability limitations as a standard L filter system. Thus
the same methods for gain selection, based on achieving maximum bandwidth for a
given phase margin, were appropriate. For the low resonant frequency region a dual
loop controller with capacitor current feedback active damping was chosen as the
simplest active damping form to investigate. The controller bandwidth was set well
below the LCL resonant frequency to ensure stability, while a root locus approach
was used to ensure maximally damped resonant poles.
Matching simulation and experimental results showed that both controllers were
effective in providing stable operation. The high resonant frequency system showed
very little resonance during a current step change, but this type of filter was not
effective at removing PWM switching ripple. The low resonant frequency system
showed minor underdamped resonance during the step change dynamics, which were
consistent with the underdamped resonant poles. The low resonant frequency system
showed good PWM frequency attenuation.
10.1.3 Generalised Assessment of LCL Active Damping
Strategies
A consistent comparison of LCL filter active damping techniques is not a straight
forward task because of the large number of active damping methods proposed in the
literature, with only apparently minor differences. This work developed a generalised
discrete time state space model of the LCL filtered system, allowing a common form
for many active damping methods with only the alteration of two gain vectors. This
facilitated a fair comparison between several methods.
After an exhaustive review of capacitor current feedback active damping methods
proposed in the literature, several differences became apparent. These include the
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transient response and settling time; the resonance damping; whether the grid current
tracks the current reference; and the number of current sensors required.
If two current sensors (per phase) are used, then direct capacitor current feedback
with a proportional damping gain and grid current regulation, is shown to be the
ideal controller form. It provides good transient response, acceptable resonance
damping and grid current reference tracking. When using the single current sensor
option, where the converter current is used as the only feedback variable, there is a
trade-off between transient response and resonance damping.
Many of the controllers and gain selection techniques showed poor performance as
they relied on modelling the output of the converter side current, instead of the grid
side current. Alternatively, continuous time modelling and gain selection, without
consideration of PWM transport delay, was shown to reduce performance, or worse,
result in controller instability.
10.1.4 Baseband Harmonic Current Distortion with LCL
Filters
Despite using the optimised dual loop active damping current controller, the LCL
filtered system showed high levels of baseband harmonic current distortion, especially
compared to that of a conventional L filter system. The causes of baseband current
distortion were explored, as well as the disturbance rejection properties of the closed
loop LCL filter system.
It was found that both the real grid voltage and the converter output voltage
contained similar levels of voltage harmonic distortion. Moreover, the significant
harmonics were the same - the non-triplen odd baseband harmonics, producing a
potentially additive current response. The frequency response of the LCL filter
showed that despite its exceptional PWM filtering capacity, below the resonant
frequency the attenuation is dominated by the series inductance. As the LCL is
considered a low per-unit inductance filter it has significantly greater susceptibility
to baseband currents compared to a high inductance L filter.
With the addition of a closed loop controller the L filter bandwidth is limited
to approximately 15% of the sampling frequencies. However, for an LCL filter the
bandwidth is limited to approximately 7.5% of the sampling frequency. This,
combined with the reduced inductance, results in a significantly lower overall
disturbance rejection for the LCL filtered system, explaining the excessive baseband
current distortion.
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Harmonic compensators were proposed as an effective solution to increase the
disturbance rejection, as the grid and converter produced distortion at the same
harmonic frequencies. Simulation and experimental results showed a significant
reduction in harmonic distortion with the harmonic compensators activated.
10.1.5 Management of a Virtual Neutral Common Mode
EMI Filter
The virtual neutral filter is an effective method to mitigate the common mode EMI
in grid connected converters. Though it is used commercially and appears in the
literature, little has been reported on its operation and how to design it, especially
when considering an actively damped LCL filter system. This thesis has presented
an analytical understanding of the common mode EMI voltage seen on the DC bus
and operation of the virtual neutral filter. From this model, design methods for the
filter and enhancements to the current controller were proposed.
Harmonic analysis of the voltage present on the DC bus (with respect to earth)
showed both baseband and switching frequency components. The switching frequency
components generate high frequency EMI currents through the parasitic capacitances,
and thus require filtering. The virtual neutral filter was shown to act as a lowpass
filter, with a resonance. Thus, it was proposed that the resonant frequency must be
placed below the switching frequency harmonics to ensure filtering, and above the
baseband harmonics to prevent excitation of the resonance. An additional common
mode inductor and capacitor were added to limit current flow and provide a degree
of freedom in design.
The common mode circulating current path created by the virtual neutral was
shown to couple into the differential current measurements. With this subtracted
from the measurements a standard LCL active damping controller could be used for
the equivalent differential mode circuits. The equivalent common mode circuit was
shown to be an LC circuit, which requires damping. Active damping was obtained
using feedback of the common mode current through a single proportional gain.
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10.2 Suggestions for Future Work
10.2.1 Discrete Time Analysis of Other Active Damping
Methods
The literature review revealed that there are many methods to achieve a similar
actively damped system. The lead-lag and high pass filter based methods are very
similar in structure to the capacitor current method and could be analysed in a
similar way to that presented in this thesis, though they present further design
complexity because of to the additional filter.
10.2.2 State Feedback Active Damping
State feedback control has been shown to overcome the gain and bandwidth
limitations of standard PI and PR controllers. It has also already been applied
to the LCL filter system in many variations. However the limitations, such as
modulator saturation causing instability, have yet to be fully appreciated. In fact
the anti-windup proposed in thesis may not be applicable to the LCL filter case and
another method would need to be developed. Also, there are no clear ways to set the
controller gains, as using a state feedback PR controller would result in 6 system
states and thus 6 gains to set.
10.2.3 Incorporation of Resistance into Models
The system models presented in this thesis have been developed without considera-
tion of system resistances. However, parasitic resistances in the system, in particular
the copper loss and core loss of the inductors, may themselves provide sufficient
resonance damping if designed properly. These losses are highly non-linear and tend
to increase with frequency. Incorporation of this resistance into a stability model is a
complex task, but may allow further optimisation of the controller and filter design.
10.2.4 Additional Delay on Active Damping Variables
In this thesis, the control behaviour of each feedback state was shown to vary
significantly with the resonance frequency, for a given controller sampling frequency
or delay. Conversely, this means that the amount of delay present in the system
impacts which active damping variable can be used. Additional step delays can
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readily be applied to each system voltage or current to investigate whether other
states can be used for active damping or if further damping can be obtained with the
capacitor current state. This will significantly complicate the design of the controller,
meaning gain selection will continue to be a challenge.
10.2.5 Non-linear Interaction Between Common Mode and
Differential Mode Controllers
Although the common mode and differential mode controllers appear decoupled in
the analysis presented in this work, they operate through the same PWM modulator.
Thus if either controller causes the modulator to operate in a non-linear region (i.e.
saturation) neither controller will be able to operate correctly. This interaction
requires further investigation to optimise the addition of a common mode current
controller and its gain.
10.2.6 Current Source Inverters with CL Filters
Current source inverters use a resonant capacitive-inductive (CL) filter. It has
already been shown in the literature that active damping is effective with capacitor
voltage feedback, under specific conditions [126]. It is anticipated that there will be
similar regions of resonant frequency, as the LCL filter, where active damping is and
isn’t required.
Furthermore, as the CSI is a less popular converter, its EMI properties are not
well known. The common mode EMI properties of a CSI may be investigated in a
similar manner to that demonstrated here for the VSI.
10.2.7 Grid Synchronisation Method
This work used a zero crossing synchronisation method and has not investigated
the impact of the synchronisation method on the stability or response of the current
regulator. The use of a PLL synchronisation method (or other method) may alter
the response of the system or indeed effect its stability. Thus the synchronisation
method used may have an impact on the efficacy of an active damping current
regulator.
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10.2.8 AC Small Signal Stability
An AC small signal model fully characterises the converters impedance at its AC
terminals and thus its impact on stability conditions at this interface. The use of
PR controllers may negatively influence these characteristics due to the resonant
peaks they create. Moreover the operating condition (i.e. inverting or rectifying)
may also affect this characteristics. Thus these effects should be characterised and
the implication on filter design and inverter controller design investigated.
10.3 Thesis Closure
The LCL line filter is an attractive and popular alternative to the L line filter.
However its resonance and low per-unit impedance presents a challenge for achieving
good dynamic performance and high power quality. These needs have driven
substantial research into LCL filter design and closed loop control design. Recently,
the role PWM transport delay plays in modifying the active damping current
controllers behaviour has also begun to receive attention.
This thesis has presented an in depth discrete time analysis of an LCL filtered
grid connected converter, leading to the development of an active damping current
regulator with optimised gains for transient performance and resonance damping.
With this controller in place, the practical aspects of the LCL filtered converter
were explored. The increased levels of baseband harmonic distortion were managed
using resonant harmonic compensators. Common mode EMI on the DC bus was
mitigated with a novel virtual neutral filter design which utilises the developed LCL
filter control techniques.
The control and design ideas presented in this thesis have provided a significant
contribution towards the use of LCL filters in grid connected converters, promoting
simpler design and higher power quality.
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Appendix A
Simulation & Experimental Code
This section contains the simulation code used in the DLL control block as well as
the experimental code for the prototype converter.
A.1 Simulation Code
The simulation code is compiled into the DLL and used by the PSIM model. The
two major files are LCL EMF.h and LCL EMF.c, other files from the experimental
project are linked in to provide some definitions.
A.1.1 LCL EMF.h
1 /*
2 Trying to get my LCL into an active rectifer. Using NY rig.
3
4 Stewart Parker
5 */
6
7 #define int16 short
8 #define Uint16 unsigned short
9 #define int32 long
10 #define Uint32 unsigned long
11 #define int64 long long
12 #define Uint64 unsigned long long
13
14 /* =========================================================================
15 __System_Parameters()
16 ============================================================================ */
17
18 #define SYSCLK_OUT (150e6)
19 #define HSPCLK (SYSCLK_OUT)
20 #define LSPCLK (SYSCLK_OUT/4)
21
22 #define SW_FREQ 10000.0 ///< switching freq in Hz
23
24 #define F_FREQ 50.0 ///< nominal fundamental frequency
25
26 #define VHI_NOM 650.0 // target hv dc bus Vdc
27 #define IAC_NOM 7.5 // rated AC current in Arms
28
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29 #define CT_LA100P
30
31 /* =========================================================================
32 __System_Gains()
33 ============================================================================ */
34
35 // Loop Gains - Cf=15uF, or Cf=7.5@10khz
36 #define KDM_INNER 27 // [V/A]
37 #define KCM_INNER 20//39.6 // [V/A]
38 #define KP_OUTER 0.711 // [A/A]
39 #define TR_OUTER 0.0042 // [s]
40
41 // Loop Gains - 1.5uF
42 //#define K_INNER 41.9 // [V/A]
43 //#define KP_OUTER 1 // [A/A]
44 //#define TR_OUTER 0.0019 // [s]
45
46 /* =========================================================================
47 __State definitions()
48 ============================================================================ */
49
50 /** @name Active Rectifier Operating Modes */
51 //@{
52 #define VSI_CV 0 ///< constant voltage mode
53 #define VSI_OL 1 ///< open loop mode
54 #define VSI_CI 2 ///< Current Regulated
55 //@}
56
57 /* ============================================================================
58 __Typedefs()
59 ============================================================================ */
60
61 /// ADC channel type
62 /** This structure hold variables relating to a single ADC channel. These
63 variables are used for filtering, averaging, and scaling of this analog
64 quantity. */
65 typedef struct
66 {
67 int16
68 raw, ///< raw ADC result from last sampling
69 filt, ///< decaying average fast filter of raw data
70 fixed;
71 int32
72 rms_sum, ///< interrupt level sum of data
73 rms_sum_bak, ///< background copy of sum for averaging
74 dc_sum, ///< interrupt level sum
75 dc_sum_bak; ///< background copy of sum for processing
76 double
77 real; ///< background averaged and scaled measurement
78 } type_adc_ch;
79
80
81 typedef struct
82 {
83 int16
84 raw_hi, ///< raw ADC result from last hi sampling
85 raw_lo, ///< raw ADC result from last lo sampling
86 filt, ///< decaying average fast filter of raw data
87 filt_fixed;
88 int32
89 rms_sum, ///< interrupt level sum of data
90 rms_sum_bak, ///< background copy of sum for averaging
91 dc_sum, ///< interrupt level sum
92 dc_sum_bak; ///< background copy of sum for processing
93 double
94 real; ///< background averaged and scaled measurement
95 } type_adc_ch_hl;
96
97
98 /* =========================================================================
99 __ADC_Storage_Type()
100 ============================================================================ */
101 /// ADC storage type
102 /** This structure holds all the analog channels and some related variables
103 for the averaging and other processing of the analog inputs. There are also
104 virtual channels for quantities directly calculated from the analog inputs.
105
106 There are two separate RMS calculations. The output AC currents are calculated
107 every fundamental cycle based on the VSI phase variable. The input AC voltages
108 are calculated every 0.2 seconds (~10 fundamental cycles). This is because the
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109 input AC is not synchronous with the VSI. The maximum error over 10 cycles is
110 +/-2.5%. The DC bus voltage and output DC voltage and current and power are
111 also calculated at this rate. */
112 typedef struct
113 {
114 Uint16
115 count_cal, ///< counter for low speed calibration summation
116 count_rms, ///< counter for full fund. period for RMS calculations
117 count_rms_bak, ///< background copy of RMS counter
118 count_rms_in, ///< counter for input RMS calculations
119 flag_cal, ///< flag set to trigger background calibration averaging
120 flag_rms, ///< flag set to trigger background RMS averaging
121 flag_rms_in; ///< flag set to trigger background RMS averaging
122 int16
123 iac2_a_dc, ///< Iac2 A phase dc offset in ADC counts
124 iac2_b_dc, ///< Iac2 B phase dc offset in ADC counts
125 iac1_a_dc, ///< Iac1 A phase dc offset in ADC counts
126 iac1_b_dc, ///< Iac1 B phase dc offset in ADC counts
127 iac1_c_dc;
128 type_adc_ch_hl
129 vhi, ///< DC intermediate (input) voltage
130 vhi_mid, ///< DC intermediate (input) midpoint voltage
131 vac_ac, ///< meas line to line AC input voltage
132 vac_bc; ///< meas line to line AC input voltage
133 type_adc_ch
134 vac_ab, ///< calc line to line AC input voltage
135 iac2_a, ///< A phase AC grid current
136 iac2_b, ///< B phase AC grid current
137 p_total, ///< total real power calculation
138 q_total, ///< total reactive power calculation
139 iac1_a, ///< A phase AC vsi current
140 iac1_b, ///< B phase AC vsi current
141 iac1_c,
142 yHA, ///< bank A high reference
143 yLA, ///< bank A low reference
144 yHB, ///< bank B high reference
145 yLB; ///< bank B low reference
146 double
147 p_va; ///< total apparent power calculation
148 } type_adc;
149
150 /* =========================================================================
151 __Control_Structures()
152 ============================================================================ */
153
154 /// Control loop type
155 /** This structure holds variables relating to a PI control loop. */
156 typedef struct
157 {
158 int16
159 ref_adc, ///< reference quantity set by background in ADC counts
160 targ_adc, ///< target set by ramp or other control in ADC counts
161 targ_fixed,
162 err, ///< error in ADC counts
163 Kp, ///< proportional gain
164 Ki; ///< integral gain
165 Uint16
166 overflow, ///< flag set if output overflows
167 underflow; ///< flag set if output underflows
168 int32
169 err_prop, ///< proportional error term
170 err_int, ///< integral error term
171 err_int_sum; ///< summation of integral error term
172 } type_pi_control;
173
174 /// Control loop type
175 /** This structure holds variables relating to a PR control loop. */
176 typedef struct
177 {
178 int32
179 alpha0,
180 alpha1,
181 alpha2,
182 beta0,
183 beta1,
184 beta2,
185 s0,
186 s1,
187 s2,
188 y0;
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189 } type_pr_coeff;
190
191 typedef struct
192 {
193 int16
194 ref_adc,
195 targ_adc,
196 targ_fixed,
197 Kp,
198 shift;
199 int32
200 err,
201 err_res,
202 prop;
203 type_pr_coeff
204 fund,
205 thir,
206 fif,
207 sev,
208 elev,
209 teen3;
210 } type_pr_control;
211
212 typedef struct
213 {
214 int32
215 targ_fixed,
216 err,
217 K;
218 } type_p_control;
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A.1.2 LCL EMF.c
1 /*
2 Trying to get my LCL into an active rectifer. Using NY rig.
3
4 Stewart Parker
5 */
6 #include <math.h>
7
8 #include "LCL_EMF.h"
9 #include "lib_e13_ny_5kW_vsi.h"
10
11 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
12 /// Some useful nubmers
13
14 // Floating point definitions
15 #define __SQRT2 1.414213562
16 #define __SQRT3 1.732050808
17 #define __PI 3.141592653
18
19 // Fixed point definitions
20 #define TWO29 536870912 // 2^29
21 #define TWO28 268435456 // 2^28
22 #define SQRT3_ON2 56756 // 65536*sqrt(3)/2
23 #define INV_SQRT3 37837 // 1.1565536/sqrt(3)
24
25 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
26 /// VSI definitions
27
28 // make sure that PERIOD is even so PERIOD_2 is an integer
29 #define PERIOD_2 ((Uint16)(HSPCLK/SW_FREQ/4.0))
30 #define PERIOD (2*PERIOD_2)
31 /// Max modulation demand before pulse drop
32 #define MAX_TIME (signed int)(PERIOD_2-6)
33 /// System switching frequency
34 #define FSW_VSI (HSPCLK/PERIOD/2)
35 /// Interrupt frequency
36 #define FINT_VSI (2.0*FSW_VSI)
37
38 // Other modulation definitions
39 #define POS_SAT 1
40 #define NEG_SAT -1
41 #define NOT_SAT 0
42
43 // Inner loop DC bus compensation definitions
44 #define MIN_VDC_COMP 60.0 // V
45 #define MIN_VDC_COMP_FIXED (int16)(MIN_VDC_COMP*LARGE_Q_SCALE)
46
47 #define VHI_NOM_FIXED (int32)(VHI_NOM*LARGE_Q_SCALE*FIXED_Q_SCALE)
48
49 // Initial modulation values
50 // pos phase sequence
51 #define TA_INIT_POS ((int16)PERIOD_2-(int16)772)
52 #define TB_INIT_POS ((int16)PERIOD_2-(int16)6727)
53 #define TC_INIT_POS ((int16)PERIOD_2-(int16)6430)
54 // neg phase sequence
55 #define TA_INIT_NEG ((int16)PERIOD_2-(int16)772)
56 #define TB_INIT_NEG ((int16)PERIOD_2-(int16)6727)
57 #define TC_INIT_NEG ((int16)PERIOD_2-(int16)6430)
58
59 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
60 // PLL definitions
61
62 // Gains
63 #define KP_PLL 1.414
64 #define TR_PLL 0.00315
65
66 // VAC scales
67 #define I_SCALE_VAC 3
68 #define N_PER_VAC 4.35
69
70 // max frequency
71 #define OMEGA_PLL_MAX 6553600 // 100Hz
72
73 // Initial PLL variables
74 #define OMEGA_PLL_INT_SUM 3280284
75 #define THETA_PLL_LONG 33102//16551//33102
76
77 /// phase angle between A and B phase for positive sequence
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78 #define PHASE_120_POS (Uint32)(4294967296.0/3.0 + 0.5)
79 /// phase angle between A and B phase for negative sequence
80 #define PHASE_120_NEG (Uint32)(4294967296.0/3.0*2.0 + 0.5)
81 //30 degree offset for line-line measurement
82 #define PHASE_30 (Uint32)(4294967296.0/12.0 + 0.5)
83 //90 degree offset for reactive power
84 #define PHASE_90 (Uint32)(4294967296.0/4.0 + 0.5)
85 #define PHASE_90_SHORT (Uint16)(65536.0/4.0 + 0.5)
86 //180 degree offset for the lols
87 #define PHASE_180 (Uint32)(4294967296.0/2.0 + 0.5)
88 #define PHASE_180_SHORT (Uint16)(65536.0/2.0 + 0.5)
89
90
91 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
92 // Vhi DC bus Voltage Control Definitions
93
94 /// DC bus voltage ramp step size (in V)
95 #define STEP_VHI 0.1
96 #define STEP_VHI_ADC ((int16)(STEP_VHI / ADC_VDC_SC + 1))
97
98 /// Maximum demanded AC current
99 #define IAC_MAX_AMPS (1.3*IAC_NOM)
100 #define IAC_MAX ((int16)(__SQRT2*IAC_MAX_AMPS / ADC_IPH_SC))
101 #define IAC_MAX_FIXED (int32)(__SQRT2*IAC_MAX_AMPS*FIXED_Q_SCALE)
102
103 /// Proportional gain
104 #define KP_VHI 1//(0.03)
105 /// Integral time
106 #define TINT_VHI (0.05)
107
108 #define P_SHIFT_VHI 8
109 #define I_SHIFT_VHI 18
110
111
112 /// Vhi over shoot limit where current clamp activates
113 #define VHI_OS_LIM_SET ((int16)(20.0 / ADC_VDC_SC + 1))
114 /// Vhi over shoot limit where current clamp de-activates
115 #define VHI_OS_LIM_CLEAR ((int16)(10.0 / ADC_VDC_SC + 1))
116
117 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
118 // Outer loop current control definitions
119
120 // control loop contants
121 #define LARGE_Q 5
122 #define LARGE_Q_SCALE 32.0
123 #define LARGE_Q_ROUND 16
124
125 #define FIXED_Q 10
126 #define FIXED_Q_SCALE 1024.0
127 #define FIXED_Q_ROUND 512
128
129 #define SMALL_Q 13
130 #define SMALL_Q_SCALE 8192.0
131 #define SMALL_Q_ROUND 4096
132
133 #define ADC_IAC_SC_FIXED ((int32)(ADC_IAC_SC*SMALL_Q_SCALE))
134 #define ADC_VDC_SC_FIXED ((int32)(ADC_VDC_SC*SMALL_Q_SCALE))
135
136 #define PROP_SHIFT_PR 1
137
138 #define DELTA_Q 5
139 #define DELTA_ROUND 16
140 #define ALPHA0_Q 19
141 #define ALPHA0_ROUND 262144
142
143 // Interrupt period (sample period)
144 #define TSAMP (1.0/FINT_VSI)
145 // for Resonant controller coefficients
146 #define W0 (2.0*3.14159265358979323*F_FREQ)
147 #define W0SQ (W0*W0)
148 #define PHI1 (5.0*3.14159265358979323/180.0) //5deg -> rad
149
150 // for harmonic compensator coefficients
151 #define W5 (5.0*2.0*3.14159265358979323*F_FREQ)
152 #define W5SQ (W5*W5)
153 #define PHI5 (20.0*3.14159265358979323/180.0) //20deg -> rad
154
155 // for harmonic compensator coefficients
156 #define W7 (7.0*2.0*3.14159265358979323*F_FREQ)
157 #define W7SQ (W7*W7)
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158 #define PHI7 (20.0*3.14159265358979323/180.0) //20deg -> rad
159
160 // for harmonic compensator coefficients
161 #define W11 (11.0*2.0*3.14159265358979323*F_FREQ)
162 #define W11SQ (W11*W11)
163 #define PHI11 (35.0*3.14159265358979323/180.0) //30deg -> rad
164
165 #define HARMCOMP3 0x01
166 #define HARMCOMP5 0x02
167 #define HARMCOMP7 0x04
168 #define HARMCOMP11 0x08
169 #define HARMCOMP13 0x10
170
171
172 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
173 // Inner loop current control definitions
174
175 #define STEP_TIMER 1200
176
177 /// Initial fundemental resonant controller states when startup occurs at backEMF phase A peak
178 #define S1A_POS -94935
179 #define S2A_POS 4068
180 #define S1B_POS 48650
181 #define S2B_POS 161664
182
183 #define S1A_NEG -94983
184 #define S2A_NEG 1095
185 #define S1B_NEG 47629
186 #define S2B_NEG -164334
187
188 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
189 // initial condition startup states
190 #define IC_WAIT 0
191 #define IC_PEAK 1
192 #define IC_RUN 2
193
194 /* ============================================================================
195 __Macros()
196 ============================================================================ */
197
198 #define VSI_ENABLE() { gate_enable = 1; }
199
200
201
202 void __declspec(dllexport) simuser (double t, double delt, double *in, double *out)
203 {
204 /* ============================================================================
205 __Variable_Declarations()
206 ============================================================================ */
207
208 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
209 // Internal DSP and equivalency variables (DSP registers)
210 // Sine tables
211 static int16 sin_table[513],
212 cos_table[513];
213 static int16 initial_setup_complete = 0, i=0;
214
215 // Timer interrupt
216 static int16 interrupt, prev_interrupt = 0;
217
218 // Output Variables
219 static Uint16 CMPR4 = 7500, CMPR5 = 7500, CMPR1 = 7500, gate_enable = 0;
220
221 // Other
222 static Uint16 enable_trigger=0, enable_flag=0;
223
224 static Uint16 LED[4] = {0,0,0,0};
225
226 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
227 // Actual variables
228 static Uint16
229 flag_step = 0,
230 op_mode_vsi = VSI_CV;
231
232 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
233 // PLL variables
234 static int16
235 sin_val, cos_val, val_lo, val_diff,
236 sin_val_a, sin_val_b, cos_val_a, cos_val_b,
237 phase_offset;
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238 static Uint16
239 theta = 0,index, cos_peak;
240 static Uint32
241 theta_long = 0;
242 static Uint16
243 theta_pll = 0, theta_pll_prev = 0, grid_sync = 0, grid_sync_counter=0,
244 theta_pll_peak = 0, theta_pll_prev_peak = 0,
245 theta_90 = 0, theta_90_prev = 0;
246 static int16
247 Ea, Eb, E_alpha, E_beta, Ed, Eq;
248 static int32
249 omega_pll = 0, omega_pll_prop = 0,
250 omega_pll_int = 0, omega_pll_int_sum = OMEGA_PLL_INT_SUM;
251 static Uint32
252 theta_pll_long = THETA_PLL_LONG,
253 Kp_pll, Ki_pll,
254 phase_120 = PHASE_120_POS; // always PHASE_120_POS in simulations PLL corrects phase direction
255 static int16
256 omega_pll_sat_uf = 0, omega_pll_sat_of = 0;
257
258 static Uint16
259 phase_a, phase_b;
260
261 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
262 // PWM interrupt variables
263
264 static Uint16
265 timer1_dir,
266 timer3_dir;
267
268 static Uint16
269 vsi_en_outputs = 0, ///< trigger to turn on vsi outputs
270 active_damping = 1, ///< state of active damping
271 harm_comp = 0, /// state of harmonic compensators
272 svc_enable=1;
273
274 static int16
275 fixed_vdc_comp, ///< clamped measured dc voltage for DC bus comp
276 vdc_comp, ///< DC bus comp term
277 t_a, t_b, t_c, t_cm, ///< switching times
278 V_Asat = 0, V_Bsat = 0, V_Csat = 0, V_Dsat = 0,
279 V_Asat_prev = 0, V_Bsat_prev = 0, V_Csat_prev = 0,
280 t_off, ///< 3rd harmonic offset
281 adc_vac_a, ///< inst. demanded A phase voltage from PI loop
282 adc_vac_b, ///< inst. demanded B phase voltage from PI loop
283 adc_vac_cm, ///< inst. demanded CM voltage from PI loop
284 iac_lim_adc = IAC_MAX, ///< upper demanded current limit in iac peak ADC
285 id_ref_adc = 0, ///< background real reference in iac ADC counts
286 iq_ref_adc = 0, ///< background reactive reference in iac ADC counts
287 id_step_ref_adc = 0, ///< background real reference in iac ADC counts
288 iq_step_ref_adc = 0, ///< background reactive reference in iac ADC counts
289 id_targ_adc, ///< demanded real current in iac peak ADC
290 iq_targ_adc, ///< demanded reactive current in iac peak ADC
291 iq_targ_fixed,
292 id_step_targ_adc = 0,
293 iq_step_targ_adc = 0,
294 id_total_targ_fixed = 0,
295 iq_total_targ_fixed = 0,
296 iacc_a_fixed, iacc_b_fixed,
297 icm_fixed = 0;
298
299 static int32
300 id_targ_fixed;
301
302 static Uint16
303 step_count = 0, ///< minimum time between reference steps
304 step_current = 0;
305
306 static int32
307 vhi_comp_fixed;
308 //@}
309
310 /** @name Control Loop Variables */
311 //@{
312
313 /// Outer bus voltage loop variables
314
315 static type_pi_control
316 vhi =
317 {
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318 0, // ref_adc
319 0, // targ_adc
320 0, // targ_fixed
321 0, // err
322 (int16)(KP_VHI*(FIXED_Q_SCALE/LARGE_Q_SCALE)*(1L<<P_SHIFT_VHI)), // Kp
323 (int16)(1.0/FINT_VSI/TINT_VHI*(1L<<I_SHIFT_VHI)), // Ki
324 0, // overflow
325 0, // underflow
326 0L, // err_int
327 0L // err_int_sum
328 }; ///< Vhi DC bus control loop
329 //@}
330
331 /// Outer P+Resonant current loop variables
332
333 static type_pr_control
334 iac2_a =
335 {
336 0, // ref_adc
337 0, // targ_adc
338 0, // targ_fixed
339 (int16)((SMALL_Q_SCALE*(double)KP_OUTER)*(double)(1<<PROP_SHIFT_PR)), // Kp
340 PROP_SHIFT_PR, // shift
341 0, // err
342 0, // err_res
343 0, // prop
344 { 0, // alpha0
345 0, // alpha1
346 0, // alpha2
347 0, // beta0
348 0, // beta1
349 0, // beta2
350 0, // s0
351 0, // s1
352 0, // s2
353 0 // y0
354 }, // fund
355 { 0,0,0,0,0,0,0,0,0,0 }, // thir
356 { 0,0,0,0,0,0,0,0,0,0 }, // fif
357 { 0,0,0,0,0,0,0,0,0,0 }, // sev
358 { 0,0,0,0,0,0,0,0,0,0 }, // elev
359 { 0,0,0,0,0,0,0,0,0,0 } // teen3
360 },
361 iac2_b =
362 {
363 0, // ref_adc
364 0, // targ_adc
365 0, // targ_fixed
366 (int16)((SMALL_Q_SCALE*(double)KP_OUTER)*(double)(1<<PROP_SHIFT_PR)), // Kp
367 PROP_SHIFT_PR, // shift
368 0, // err
369 0, // err_res
370 0, // prop
371 { 0, // alpha0
372 0, // alpha1
373 0, // alpha2
374 0, // beta0
375 0, // beta1
376 0, // beta2
377 0, // s0
378 0, // s1
379 0, // s2
380 0 // y0
381 }, // fund
382 { 0,0,0,0,0,0,0,0,0,0 }, // thir
383 { 0,0,0,0,0,0,0,0,0,0 }, // fif
384 { 0,0,0,0,0,0,0,0,0,0 }, // sev
385 { 0,0,0,0,0,0,0,0,0,0 }, // elev
386 { 0,0,0,0,0,0,0,0,0,0 } // teen3
387 };
388
389 /// Inner active damping current loop variables
390
391 static type_p_control
392 iacc_a =
393 {
394 0, // targ_fixed
395 0, // err
396 (int32)((double)SMALL_Q_SCALE*(double)KDM_INNER/(double)VHI_NOM) // Kdm
397 },
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398 iacc_b =
399 {
400 0, // targ_fixed
401 0, // err
402 (int32)((double)SMALL_Q_SCALE*(double)KDM_INNER/(double)VHI_NOM) // Kdm
403 },
404 icm =
405 {
406 0, // targ_fixed
407 0, // err
408 (int32)((double)SMALL_Q_SCALE*(double)KCM_INNER/(double)VHI_NOM) // Kcm
409 };
410
411 /** @name ADC variables */
412 //@{
413 static type_adc
414 adc =
415 {
416 0, // count_cal
417 0, // count_rms
418 0, // count_rms_bak
419 0, // count_rms_in
420 0, // flag_cal,
421 0, // flag_rms
422 0, // flag_rms_in
423 0, // iac2_a_dc
424 0, // iac2_b_dc
425 0, // iac1_a_dc
426 0, // iac1_b_dc
427 0, // iac1_c_dc
428 { 0, // raw_hi
429 0, // raw_lo
430 0, // filt
431 0, // filt_fixed
432 0L, // rms_sum
433 0L, // rms_sum_bak
434 0L, // dc_sum
435 0L, // dc_sum_bak
436 0.0 // real
437 }, // vhi
438 { 0, 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_ac
439 { 0, 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_bc
440 { 0, 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_ab
441 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac2_a
442 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac2_b
443 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // p_total
444 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // q_total
445 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac1_a
446 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac1_b
447 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac1_c
448 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yHA
449 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yLA
450 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yHB
451 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yLB
452 0.0, // p_va
453 };
454 //@}
455
456 //@{
457 static Uint16
458 ic_state = IC_WAIT;
459 //@}
460
461 // Initialise the program ("background" work)
462
463 if(!initial_setup_complete)
464 {
465 for(i=0;i<(512+1);i++)
466 {
467 sin_table[i] = (short)(32767*sin((double)i/(double)512*2.0*__PI));
468 cos_table[i] = (short)(32767*cos((double)i/(double)512*2.0*__PI));
469 }
470
471 // Gains for PLL
472 Kp_pll = (Uint32) ( (double)65536*(double)KP_PLL/
473 ((double)N_PER_VAC*(double)(1<<I_SCALE_VAC)) );
474 Ki_pll = (Uint32) ( (double)65536*(double)KP_PLL/
475 ((double)TR_PLL*(double)FINT_VSI*(double)N_PER_VAC*(double)(1<<I_SCALE_VAC)) );
476
477 /* Initialise Resonant coefficients */
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478 // Fundemental
479 iac2_a.fund.beta0 = 2209;
480 iac2_a.fund.beta1 = 141267;
481 iac2_a.fund.beta2 = -6221;
482 iac2_a.fund.alpha0 = 524288;
483 iac2_a.fund.alpha1 = 4140;
484 iac2_a.fund.alpha2 = 132465;
485
486 iac2_b.fund.alpha0 = iac2_a.fund.alpha0;
487 iac2_b.fund.alpha1 = iac2_a.fund.alpha1;
488 iac2_b.fund.alpha2 = iac2_a.fund.alpha2;
489 iac2_b.fund.beta0 = iac2_a.fund.beta0;
490 iac2_b.fund.beta1 = iac2_a.fund.beta1;
491 iac2_b.fund.beta2 = iac2_a.fund.beta2;
492
493 // 5th
494 iac2_a.fif.beta0 = 411;//2053;
495 iac2_a.fif.beta1 = 25899;//129493;
496 iac2_a.fif.beta2 = -24401;//-122005;
497 iac2_a.fif.alpha0 = 524288;
498 iac2_a.fif.alpha1 = 103437;
499 iac2_a.fif.alpha2 = 3309988;
500
501 iac2_b.fif.alpha0 = iac2_a.fif.alpha0;
502 iac2_b.fif.alpha1 = iac2_a.fif.alpha1;
503 iac2_b.fif.alpha2 = iac2_a.fif.alpha2;
504 iac2_b.fif.beta0 = iac2_a.fif.beta0;
505 iac2_b.fif.beta1 = iac2_a.fif.beta1;
506 iac2_b.fif.beta2 = iac2_a.fif.beta2;
507
508 // 7th
509 iac2_a.sev.beta0 = 291;//2039;
510 iac2_a.sev.beta1 = 18263;//127839;
511 iac2_a.sev.beta2 = -24389;//-170723;
512 iac2_a.sev.alpha0 = 524288;
513 iac2_a.sev.alpha1 = 202637;
514 iac2_a.sev.alpha2 = 6484375;
515
516 iac2_b.sev.alpha0 = iac2_a.sev.alpha0;
517 iac2_b.sev.alpha1 = iac2_a.sev.alpha1;
518 iac2_b.sev.alpha2 = iac2_a.sev.alpha2;
519 iac2_b.sev.beta0 = iac2_a.sev.beta0;
520 iac2_b.sev.beta1 = iac2_a.sev.beta1;
521 iac2_b.sev.beta2 = iac2_a.sev.beta2;
522
523 // 11th
524 iac2_a.elev.beta0 = 154;//1699;
525 iac2_a.elev.beta1 = 9246;//101709;
526 iac2_a.elev.beta2 = -40840;//-449245;
527 iac2_a.elev.alpha0 = 524288;
528 iac2_a.elev.alpha1 = 499648;
529 iac2_a.elev.alpha2 = 15988739;
530
531 iac2_b.elev.alpha0 = iac2_a.elev.alpha0;
532 iac2_b.elev.alpha1 = iac2_a.elev.alpha1;
533 iac2_b.elev.alpha2 = iac2_a.elev.alpha2;
534 iac2_b.elev.beta0 = iac2_a.elev.beta0;
535 iac2_b.elev.beta1 = iac2_a.elev.beta1;
536 iac2_b.elev.beta2 = iac2_a.elev.beta2;
537
538 // 13th
539 iac2_a.teen3.beta0 = 120;//1565;
540 iac2_a.teen3.beta1 = 7101;//92312;
541 iac2_a.teen3.beta2 = -38689;//-502957;
542 iac2_a.teen3.alpha0 = 524288;
543 iac2_a.teen3.alpha1 = 697167;
544 iac2_a.teen3.alpha2 = 22309337;
545
546 iac2_b.teen3.alpha0 = iac2_a.teen3.alpha0;
547 iac2_b.teen3.alpha1 = iac2_a.teen3.alpha1;
548 iac2_b.teen3.alpha2 = iac2_a.teen3.alpha2;
549 iac2_b.teen3.beta0 = iac2_a.teen3.beta0;
550 iac2_b.teen3.beta1 = iac2_a.teen3.beta1;
551 iac2_b.teen3.beta2 = iac2_a.teen3.beta2;
552
553 initial_setup_complete = 1;
554 }
555
556 interrupt = (short)in[0];
557
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558 // Inputs from user interface
559
560 if(in[11]>0.5)
561 active_damping = 1;
562 else
563 active_damping = 0;
564
565 if(in[12]>1.5)
566 op_mode_vsi = VSI_CI;
567 else if(in[12]>0.5)
568 op_mode_vsi = VSI_OL;
569 else
570 op_mode_vsi = VSI_CV;
571
572 if (op_mode_vsi == VSI_CI)
573 {
574 id_targ_adc = (int16)(in[13]*__SQRT2);
575 id_step_targ_adc = (int16)(in[16]*__SQRT2);
576 }
577
578 iq_targ_adc = (int16)(in[8]*__SQRT2);
579 iq_step_targ_adc = (int16)(in[15]*__SQRT2);
580 vhi.targ_adc = (int16)in[9];
581
582 if((in[10]>0.5) && (!enable_flag))
583 {
584 enable_flag = 1;
585 vsi_en_outputs = 1;
586 }
587
588 if(in[14]>0.5)
589 flag_step = 1;
590 else
591 flag_step = 0;
592
593 if(in[21]>0.5)
594 svc_enable = 1;
595 else
596 svc_enable = 0;
597
598 harm_comp = (Uint16)(in[17]+0.5);
599
600 // Interrupt Routine
601 if(interrupt != prev_interrupt)
602 {
603
604 /* --------- Start Experimental Interrupt Code --------- */
605
606 timer1_dir = (interrupt < prev_interrupt);
607 timer3_dir = (interrupt < prev_interrupt);
608
609 /* =========================================================================
610 isr_pwm_read_analogs()
611 ============================================================================ */
612
613 adc.iac2_a.raw = (int16)in[1];
614 adc.iac2_b.raw = (int16)in[2];
615 adc.iac1_a.raw = (int16)in[3];
616 adc.iac1_b.raw = (int16)in[4];
617 adc.iac1_c.raw = (int16)in[20];
618 Ea = (int16)(-in[5]*(1<<I_SCALE_VAC));
619 Eb = (int16)(-in[6]*(1<<I_SCALE_VAC));
620
621 if (timer1_dir == 1) // Underflow interrupts
622 {
623 adc.vhi.raw_lo = (int16)in[7];
624 adc.vhi_mid.raw_lo = (int16)(in[7]/2);
625 }
626 else // Period interrupt
627 {
628 adc.vhi.raw_hi = (int16)in[7];
629 adc.vhi_mid.raw_hi = (int16)(in[7]/2);
630 }
631
632 // fast filter ADC results
633 adc.vhi.filt = (3*adc.vhi.filt + ((adc.vhi.raw_hi + adc.vhi.raw_lo)>>1) + 2)>>2;
634 adc.vhi_mid.filt = (3*adc.vhi_mid.filt + ((adc.vhi_mid.raw_hi + adc.vhi_mid.raw_lo)>>1) + 2)>>2;
635 adc.iac2_a.filt = adc.iac2_a.raw;
636 adc.iac2_b.filt = adc.iac2_b.raw;
637 adc.iac1_a.filt = adc.iac1_a.raw;
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638 adc.iac1_b.filt = adc.iac1_b.raw;
639 adc.iac1_c.filt = adc.iac1_c.raw;
640
641 adc.iac2_a.fixed = (int16)(((int32)adc.iac2_a.raw*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q)); // scale is FIXED_Q
642 adc.iac2_b.fixed = (int16)(((int32)adc.iac2_b.raw*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q)); // scale is FIXED_Q
643 adc.iac1_a.fixed = (int16)(((int32)adc.iac1_a.raw*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q)); // scale is FIXED_Q
644 adc.iac1_b.fixed = (int16)(((int32)adc.iac1_b.raw*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q)); // scale is FIXED_Q
645 adc.iac1_c.fixed = (int16)(((int32)adc.iac1_c.raw*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q)); // scale is FIXED_Q
646
647 adc.vhi.filt_fixed = (int16)(((int32)adc.vhi.filt*(int32)ADC_VDC_SC_FIXED + (int32)64)>>(SMALL_Q-LARGE_Q)); // scale is LARGE_Q
648
649 /* =========================================================================
650 isr_pwm_pll()
651 ============================================================================ */
652
653 /* Calculate sin and cos for PLL DQ */
654 index = (theta_pll>>7);
655 phase_offset = (theta_pll&0x007F);
656
657 // interpolate more accurate sine value
658 sin_val = sin_table[index];
659 val_diff = (sin_table[index+1]) - sin_val;
660 sin_val += (int16)( ((int32)phase_offset*(int32)val_diff)>>7 );
661
662 // interpolate more accurate cosine value
663 cos_val = cos_table[index];
664 val_diff = (cos_table[index+1]) - cos_val;
665 cos_val += (int16)( ((int32)phase_offset*(int32)val_diff)>>7 );
666
667 /* Two stage transform to DQ frame */
668 // Clarke Transform
669 E_alpha = Ea;
670 E_beta = (((int32)INV_SQRT3*(int32)Ea)>>16) + (((int32)INV_SQRT3*(int32)Eb)>>15);
671
672 // Park Transform
673 Ed = (((int32)E_alpha*(int32)cos_val)>>15) + (((int32)E_beta*(int32)sin_val)>>15);
674 Eq = (((int32)E_beta*(int32)cos_val)>>15) - (((int32)E_alpha*(int32)sin_val)>>15);
675
676 // PI regulate on Eq to get omega_pll
677 omega_pll_prop = (int32)Eq * (int32)Kp_pll;
678 omega_pll_int = (int32)Eq * (int32)Ki_pll;
679
680 if (omega_pll_sat_uf)
681 {
682 if (omega_pll_int > 0)
683 {
684 omega_pll_int_sum += omega_pll_int;
685 }
686 }
687 else if (omega_pll_sat_of)
688 {
689 if (omega_pll_int < 0)
690 {
691 omega_pll_int_sum += omega_pll_int;
692 }
693 }
694 else
695 {
696 omega_pll_int_sum += omega_pll_int;
697 }
698
699 // Gives omega_pll
700 omega_pll = omega_pll_prop + omega_pll_int_sum;
701
702 // And check for saturation
703 if (omega_pll > OMEGA_PLL_MAX)
704 {
705 omega_pll = OMEGA_PLL_MAX;
706 omega_pll_sat_of = 1;
707 omega_pll_sat_uf = 0;
708 }
709 else if (omega_pll < -OMEGA_PLL_MAX)
710 {
711 omega_pll = -OMEGA_PLL_MAX;
712 omega_pll_sat_of = 0;
713 omega_pll_sat_uf = 1;
714 }
715 else
716 {
717 omega_pll_sat_of = 0;
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718 omega_pll_sat_uf = 0;
719 }
720
721 // Integrate omega_pll to get theta_pll
722 theta_pll_long += (int32)omega_pll/(int32)FINT_VSI;
723 theta_pll_prev = theta_pll;
724 theta_pll = (Uint16)(theta_pll_long&65535);
725
726 theta_90_prev = theta_90;
727 theta_90 = theta_pll - PHASE_90_SHORT;
728
729 /* Calculate sin and cos for PLL DQ */
730 index = ((Uint16)in[19]>>7);
731 phase_offset = ((Uint16)in[19]&0x007F);
732
733 // interpolate more accurate sine value
734 sin_val = sin_table[index];
735 val_diff = (sin_table[index+1]) - sin_val;
736 sin_val += (int16)( ((int32)phase_offset*(int32)val_diff)>>7 );
737
738 // interpolate more accurate cosine value
739 cos_val = cos_table[index];
740 val_diff = (cos_table[index+1]) - cos_val;
741 cos_val += (int16)( ((int32)phase_offset*(int32)val_diff)>>7 );
742
743 // Quadrature current (cosine) peak detect
744 if( theta_90_prev > theta_90 )
745 cos_peak = 1;
746 else
747 cos_peak = 0;
748
749 /* =========================================================================
750 isr_pwm_startup()
751 ============================================================================ */
752
753 theta_pll_peak = theta_pll - PHASE_180_SHORT;
754 theta_pll_prev_peak = theta_pll_prev - PHASE_180_SHORT;
755
756 // Waiting to startup
757 if(ic_state == IC_WAIT)
758 {
759 if(omega_pll > 0)
760 {
761 // Positive sequence
762 iac2_a.fund.s1 = S1A_POS;
763 iac2_a.fund.s2 = S2A_POS;
764 iac2_b.fund.s1 = S1B_POS;
765 iac2_b.fund.s2 = S2B_POS;
766 }
767 else if(omega_pll < 0)
768 {
769 // Negative sequence
770 iac2_a.fund.s1 = S1A_NEG;
771 iac2_a.fund.s2 = S2A_NEG;
772 iac2_b.fund.s1 = S1B_NEG;
773 iac2_b.fund.s2 = S2B_NEG;
774 }
775
776 if(vsi_en_outputs==1)
777 {
778 ic_state = IC_PEAK;
779 vsi_en_outputs = 0;
780 }
781 }
782
783 // Looking to start on peak
784 if(ic_state == IC_PEAK)
785 {
786 if(omega_pll > 0)
787 {
788 //Positive sequence
789 iac2_a.fund.s1 = S1A_POS;
790 iac2_a.fund.s2 = S2A_POS;
791 iac2_b.fund.s1 = S1B_POS;
792 iac2_b.fund.s2 = S2B_POS;
793
794 // Peak found
795 if(theta_pll_prev_peak > theta_pll_peak)
796 {
797 VSI_ENABLE();
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798 ic_state = IC_RUN;
799 }
800 }
801 else if(omega_pll < 0)
802 {
803 // Negative sequence
804 iac2_a.fund.s1 = S1A_NEG;
805 iac2_a.fund.s2 = S2A_NEG;
806 iac2_b.fund.s1 = S1B_NEG;
807 iac2_b.fund.s2 = S2B_NEG;
808
809 // Peak found
810 if(theta_pll_prev_peak < theta_pll_peak)
811 {
812 VSI_ENABLE();
813 ic_state = IC_RUN;
814 }
815 }
816
817 }
818
819 /* =========================================================================
820 void isr_pwm_pi_rect()
821 ============================================================================ */
822
823 /* Outer bus voltage loop */
824 vhi.targ_fixed = (int16)(((int32)vhi.targ_adc*(int32)ADC_VDC_SC_FIXED + (int32)128)>>(SMALL_Q-LARGE_Q)); // Scale is LARGE_Q
825
826 // Vhi PI current loop
827 if (op_mode_vsi == VSI_CV)
828 {
829 vhi.err = vhi.targ_fixed - adc.vhi.filt_fixed;
830 /* vhi.err_int = (long)vhi.err * (long)vhi.Ki;
831
832 if (vhi.underflow)
833 {
834 if (vhi.err_int > 0)
835 {
836 vhi.err_int_sum += vhi.err_int;
837 }
838 }
839 else if (vhi.overflow)
840 {
841 if (vhi.err_int < 0)
842 {
843 vhi.err_int_sum += vhi.err_int;
844 }
845 }
846 else
847 {
848 vhi.err_int_sum += vhi.err_int;
849 }
850 */
851 id_targ_fixed = ((int32)vhi.err*(int32)vhi.Kp)>>(P_SHIFT_VHI);
852
853 // check for saturation
854 if (id_targ_fixed > IAC_MAX_FIXED)
855 {
856 id_targ_fixed = IAC_MAX_FIXED;
857 vhi.overflow = 1;
858 vhi.underflow = 0;
859 }
860 else if (id_targ_fixed < -IAC_MAX_FIXED)
861 {
862 id_targ_fixed = -IAC_MAX_FIXED;
863 vhi.overflow = 0;
864 vhi.underflow = 1;
865 }
866 else
867 {
868 vhi.overflow = 0;
869 vhi.underflow = 0;
870 }
871
872 }
873
874 /* =========================================================================
875 void isr_pwm_waveform_calculations()
876 ============================================================================ */
877
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878 // Id and Iq reference stepping
879 if(flag_step)
880 {
881 // New step change
882 if((step_count >= STEP_TIMER)&&(cos_peak))
883 {
884
885 if(op_mode_vsi == VSI_CI)
886 {
887 if(step_current)
888 {
889 id_total_targ_fixed = (int16)(((int32)id_targ_adc*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
890 iq_total_targ_fixed = (int16)(((int32)iq_targ_adc*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
891 step_current = !step_current;
892 step_count = 0;
893 LED[2] = 0;
894 }
895 else
896 {
897 id_total_targ_fixed = (int16)(((int32)(id_targ_adc + id_step_targ_adc)*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
898 iq_total_targ_fixed = (int16)(((int32)(iq_targ_adc + iq_step_targ_adc)*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
899 step_current = !step_current;
900 step_count = 0;
901 LED[2] = 1;
902 }
903 }
904 else if(op_mode_vsi == VSI_CV)
905 {
906 if(step_current)
907 {
908 iq_total_targ_fixed = (int16)(((int32)iq_targ_adc*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
909 step_current = !step_current;
910 step_count = 0;
911 LED[2] = 0;
912 }
913 else
914 {
915 iq_total_targ_fixed = (int16)(((int32)(iq_targ_adc + iq_step_targ_adc)*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
916 step_current = !step_current;
917 step_count = 0;
918 LED[2] = 1;
919 }
920 }
921 }
922
923 if(op_mode_vsi == VSI_CV)
924 {
925 // Always track for DC bus for active rectifier
926 id_total_targ_fixed = id_targ_fixed;
927 }
928
929 // Increment step timer
930 step_count++;
931 }
932 else
933 {
934 // Stepping disabled
935 if(op_mode_vsi == VSI_CI)
936 {
937 id_total_targ_fixed = (int16)(((int32)id_targ_adc*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
938 iq_total_targ_fixed = (int16)(((int32)iq_targ_adc*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
939 }
940 else if(op_mode_vsi == VSI_CV)
941 {
942 id_total_targ_fixed = id_targ_fixed;
943 iq_total_targ_fixed = (int16)(((int32)iq_targ_adc*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
944 }
945
946 LED[2] = 0;
947 step_count = STEP_TIMER;
948 step_current = 0;
949 }
950
951 /* Phase A waveform */
952 phase_a = theta_pll - PHASE_90_SHORT;
953 index = (phase_a>>7);
954 phase_offset = (theta_pll&0x007F);
955 // interpolate more accurate sin value
956 val_lo = sin_table[index];
957 val_diff = sin_table[index+1] - val_lo;
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958 sin_val_a = val_lo + (int16)(((int32)phase_offset*(int32)val_diff+64)>>7);
959 // interpolate more accurate cos value
960 val_lo = cos_table[index];
961 val_diff = cos_table[index+1] - val_lo;
962 cos_val_a = val_lo + (int16)(((int32)phase_offset*(int32)val_diff+64)>>7);
963
964 // Calculate instanteous current reference
965 iac2_a.targ_fixed = (((int32)sin_val_a*(int32)id_total_targ_fixed+16384)>>15) + (((int32)cos_val_a*(int32)iq_total_targ_fixed+16384)>>15);
966
967 /* Phase B waveform */
968 phase_b = theta_pll - (phase_120>>16) - PHASE_90_SHORT;
969 index = (phase_b>>7);
970 phase_offset = (theta_pll&0x007F);
971 // interpolate more accurate sin value
972 val_lo = sin_table[index];
973 val_diff = sin_table[index+1] - val_lo;
974 sin_val_b = val_lo + (int16)(((int32)phase_offset*(int32)val_diff+64)>>7);
975 // interpolate more accurate cos value
976 val_lo = cos_table[index];
977 val_diff = cos_table[index+1] - val_lo;
978 cos_val_b = val_lo + (int16)(((int32)phase_offset*(int32)val_diff+64)>>7);
979
980 // Calculate instanteous current reference
981 iac2_b.targ_fixed = (((int32)sin_val_b*(int32)id_total_targ_fixed+16384)>>15) + (((int32)cos_val_b*(int32)iq_total_targ_fixed+16384)>>15);
982
983 /* =========================================================================
984 void isr_pwm_pr_current()
985 ============================================================================ */
986
987 /* Outer grid current loop */
988
989 // Calculate current errors
990 iac2_a.err = (int32)iac2_a.targ_fixed - (int32)adc.iac2_a.fixed;
991 iac2_b.err = (int32)iac2_b.targ_fixed - (int32)adc.iac2_b.fixed;
992
993 // Proportional component
994 iac2_a.prop = ((int32)iac2_a.err*(int32)iac2_a.Kp + SMALL_Q_ROUND)>>SMALL_Q; //scale is FIXED_Q_SCALE*2
995 iac2_b.prop = ((int32)iac2_b.err*(int32)iac2_b.Kp + SMALL_Q_ROUND)>>SMALL_Q;
996
997 // Anti-integral windup, resonance style!
998 if (V_Asat||V_Bsat||V_Csat)
999 {
1000 iac2_a.err_res=0;
1001 iac2_b.err_res=0;
1002 }
1003 else
1004 {
1005 iac2_a.err_res = iac2_a.err;
1006 iac2_b.err_res = iac2_b.err;
1007 }
1008
1009 // A Phase Fundemental regulator - delta operator
1010 iac2_a.fund.s2 += (iac2_a.fund.s1 + DELTA_ROUND)>>DELTA_Q;
1011 iac2_a.fund.s1 += (iac2_a.fund.s0 + DELTA_ROUND)>>DELTA_Q;
1012 iac2_a.fund.s0 = (int64)iac2_a.err_res - ((int64)((int64)iac2_a.fund.alpha1*(int64)iac2_a.fund.s1
1013 + (int64)iac2_a.fund.alpha2*(int64)iac2_a.fund.s2 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
1014
1015 iac2_a.fund.y0 = (int32)((int64)( (int64)iac2_a.fund.s0*(int64)iac2_a.fund.beta0 + (int64)iac2_a.fund.s1*(int64)iac2_a.fund.beta1
1016 + (int64)iac2_a.fund.s2*(int64)iac2_a.fund.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
1017
1018 // Add in harmonic compensators
1019 if(harm_comp&HARMCOMP5)
1020 {
1021 iac2_a.fif.s2 += (iac2_a.fif.s1 + DELTA_ROUND)>>DELTA_Q;
1022 iac2_a.fif.s1 += (iac2_a.fif.s0 + DELTA_ROUND)>>DELTA_Q;
1023 iac2_a.fif.s0 = (int64)iac2_a.err_res - ((int64)((int64)iac2_a.fif.alpha1*(int64)iac2_a.fif.s1
1024 + (int64)iac2_a.fif.alpha2*(int64)iac2_a.fif.s2 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
1025
1026 iac2_a.fif.y0 = (int32)((int64)( (int64)iac2_a.fif.s0*(int64)iac2_a.fif.beta0 + (int64)iac2_a.fif.s1*(int64)iac2_a.fif.beta1
1027 + (int64)iac2_a.fif.s2*(int64)iac2_a.fif.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
1028 }
1029 else
1030 {
1031 iac2_a.fif.s1 = 0;
1032 iac2_a.fif.s2 = 0;
1033 iac2_a.fif.y0 = 0;
1034 }
1035 if(harm_comp&HARMCOMP7)
1036 {
1037 iac2_a.sev.s2 += (iac2_a.sev.s1 + DELTA_ROUND)>>DELTA_Q;
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1038 iac2_a.sev.s1 += (iac2_a.sev.s0 + DELTA_ROUND)>>DELTA_Q;
1039 iac2_a.sev.s0 = (int64)iac2_a.err_res - ((int64)((int64)iac2_a.sev.alpha1*(int64)iac2_a.sev.s1
1040 + (int64)iac2_a.sev.alpha2*(int64)iac2_a.sev.s2 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
1041
1042 iac2_a.sev.y0 = (int32)((int64)( (int64)iac2_a.sev.s0*(int64)iac2_a.sev.beta0 + (int64)iac2_a.sev.s1*(int64)iac2_a.sev.beta1
1043 + (int64)iac2_a.sev.s2*(int64)iac2_a.sev.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
1044 }
1045 else
1046 {
1047 iac2_a.sev.s1 = 0;
1048 iac2_a.sev.s2 = 0;
1049 iac2_a.sev.y0 = 0;
1050 }
1051 if(harm_comp&HARMCOMP11)
1052 {
1053 iac2_a.elev.s2 += (iac2_a.elev.s1 + DELTA_ROUND)>>DELTA_Q;
1054 iac2_a.elev.s1 += (iac2_a.elev.s0 + DELTA_ROUND)>>DELTA_Q;
1055 iac2_a.elev.s0 = (int64)iac2_a.err_res - ((int64)((int64)iac2_a.elev.alpha1*(int64)iac2_a.elev.s1
1056 + (int64)iac2_a.elev.alpha2*(int64)iac2_a.elev.s2 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
1057
1058 iac2_a.elev.y0 = (int32)((int64)( (int64)iac2_a.elev.s0*(int64)iac2_a.elev.beta0 + (int64)iac2_a.elev.s1*(int64)iac2_a.elev.beta1
1059 + (int64)iac2_a.elev.s2*(int64)iac2_a.elev.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
1060 }
1061 else
1062 {
1063 iac2_a.elev.s1 = 0;
1064 iac2_a.elev.s2 = 0;
1065 iac2_a.elev.y0 = 0;
1066 }
1067 if(harm_comp&HARMCOMP13)
1068 {
1069 iac2_a.teen3.s2 += (iac2_a.teen3.s1 + DELTA_ROUND)>>DELTA_Q;
1070 iac2_a.teen3.s1 += (iac2_a.teen3.s0 + DELTA_ROUND)>>DELTA_Q;
1071 iac2_a.teen3.s0 = (int64)iac2_a.err_res - ((int64)((int64)iac2_a.teen3.alpha1*(int64)iac2_a.teen3.s1
1072 + (int64)iac2_a.teen3.alpha2*(int64)iac2_a.teen3.s2 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
1073
1074 iac2_a.teen3.y0 = (int32)((int64)( (int64)iac2_a.teen3.s0*(int64)iac2_a.teen3.beta0 + (int64)iac2_a.teen3.s1*(int64)iac2_a.teen3.beta1
1075 + (int64)iac2_a.teen3.s2*(int64)iac2_a.teen3.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
1076 }
1077 else
1078 {
1079 iac2_a.teen3.s1 = 0;
1080 iac2_a.teen3.s2 = 0;
1081 iac2_a.teen3.y0 = 0;
1082 }
1083
1084 iacc_a.targ_fixed = ((iac2_a.prop + 1)>>iac2_a.shift) + iac2_a.fund.y0 + iac2_a.fif.y0
1085 + iac2_a.sev.y0 + iac2_a.elev.y0 + iac2_a.teen3.y0; //scale is FIXED_Q
1086
1087 // B Phase Fundemental regulator - delta operator
1088 iac2_b.fund.s2 += (iac2_b.fund.s1 + DELTA_ROUND)>>DELTA_Q;
1089 iac2_b.fund.s1 += (iac2_b.fund.s0 + DELTA_ROUND)>>DELTA_Q;
1090 iac2_b.fund.s0 = (int64)iac2_b.err_res - ((int64)((int64)iac2_b.fund.alpha1*(int64)iac2_b.fund.s1
1091 + (int64)iac2_b.fund.alpha2*(int64)iac2_b.fund.s2 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
1092
1093 iac2_b.fund.y0 = (int32)((int64)( (int64)iac2_b.fund.s0*(int64)iac2_b.fund.beta0 + (int64)iac2_b.fund.s1*(int64)iac2_b.fund.beta1
1094 + (int64)iac2_b.fund.s2*(int64)iac2_b.fund.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
1095
1096 // Add in harmonic compensators
1097 if(harm_comp&HARMCOMP5)
1098 {
1099 iac2_b.fif.s2 += (iac2_b.fif.s1 + DELTA_ROUND)>>DELTA_Q;
1100 iac2_b.fif.s1 += (iac2_b.fif.s0 + DELTA_ROUND)>>DELTA_Q;
1101 iac2_b.fif.s0 = (int64)iac2_b.err_res - ((int64)((int64)iac2_b.fif.alpha1*(int64)iac2_b.fif.s1
1102 + (int64)iac2_b.fif.alpha2*(int64)iac2_b.fif.s2 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
1103
1104 iac2_b.fif.y0 = (int32)((int64)( (int64)iac2_b.fif.s0*(int64)iac2_b.fif.beta0 + (int64)iac2_b.fif.s1*(int64)iac2_b.fif.beta1
1105 + (int64)iac2_b.fif.s2*(int64)iac2_b.fif.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
1106 }
1107 else
1108 {
1109 iac2_b.fif.s1 = 0;
1110 iac2_b.fif.s2 = 0;
1111 iac2_b.fif.y0 = 0;
1112 }
1113 if(harm_comp&HARMCOMP7)
1114 {
1115 iac2_b.sev.s2 += (iac2_b.sev.s1 + DELTA_ROUND)>>DELTA_Q;
1116 iac2_b.sev.s1 += (iac2_b.sev.s0 + DELTA_ROUND)>>DELTA_Q;
1117 iac2_b.sev.s0 = (int64)iac2_b.err_res - ((int64)((int64)iac2_b.sev.alpha1*(int64)iac2_b.sev.s1
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1118 + (int64)iac2_b.sev.alpha2*(int64)iac2_b.sev.s2 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
1119
1120 iac2_b.sev.y0 = (int32)((int64)( (int64)iac2_b.sev.s0*(int64)iac2_b.sev.beta0 + (int64)iac2_b.sev.s1*(int64)iac2_b.sev.beta1
1121 + (int64)iac2_b.sev.s2*(int64)iac2_b.sev.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
1122 }
1123 else
1124 {
1125 iac2_b.sev.s1 = 0;
1126 iac2_b.sev.s2 = 0;
1127 iac2_b.sev.y0 = 0;
1128 }
1129 if(harm_comp&HARMCOMP11)
1130 {
1131 iac2_b.elev.s2 += (iac2_b.elev.s1 + DELTA_ROUND)>>DELTA_Q;
1132 iac2_b.elev.s1 += (iac2_b.elev.s0 + DELTA_ROUND)>>DELTA_Q;
1133 iac2_b.elev.s0 = (int64)iac2_b.err_res - ((int64)((int64)iac2_b.elev.alpha1*(int64)iac2_b.elev.s1
1134 + (int64)iac2_b.elev.alpha2*(int64)iac2_b.elev.s2 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
1135
1136 iac2_b.elev.y0 = (int32)((int64)( (int64)iac2_b.elev.s0*(int64)iac2_b.elev.beta0 + (int64)iac2_b.elev.s1*(int64)iac2_b.elev.beta1
1137 + (int64)iac2_b.elev.s2*(int64)iac2_b.elev.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
1138 }
1139 else
1140 {
1141 iac2_b.elev.s1 = 0;
1142 iac2_b.elev.s2 = 0;
1143 iac2_b.elev.y0 = 0;
1144 }
1145 if(harm_comp&HARMCOMP13)
1146 {
1147 iac2_b.teen3.s2 += (iac2_b.teen3.s1 + DELTA_ROUND)>>DELTA_Q;
1148 iac2_b.teen3.s1 += (iac2_b.teen3.s0 + DELTA_ROUND)>>DELTA_Q;
1149 iac2_b.teen3.s0 = (int64)iac2_b.err_res - ((int64)((int64)iac2_b.teen3.alpha1*(int64)iac2_b.teen3.s1
1150 + (int64)iac2_b.teen3.alpha2*(int64)iac2_b.teen3.s2 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
1151
1152 iac2_b.teen3.y0 = (int32)((int64)( (int64)iac2_b.teen3.s0*(int64)iac2_b.teen3.beta0 + (int64)iac2_b.teen3.s1*(int64)iac2_b.teen3.beta1
1153 + (int64)iac2_b.teen3.s2*(int64)iac2_b.teen3.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
1154 }
1155 else
1156 {
1157 iac2_b.teen3.s1 = 0;
1158 iac2_b.teen3.s2 = 0;
1159 iac2_b.teen3.y0 = 0;
1160 }
1161
1162 iacc_b.targ_fixed = ((iac2_b.prop + 1)>>iac2_b.shift) + iac2_b.fund.y0 + iac2_b.fif.y0
1163 + iac2_b.sev.y0 + iac2_b.elev.y0 + iac2_b.teen3.y0; //scale is FIXED_Q
1164
1165 /* =========================================================================
1166 void isr_pwm_p_active_damping()
1167 ============================================================================ */
1168
1169 /* Common mode current component */
1170 //icm_fixed = (int16)(((int32)(adc.iac1_a.fixed<<1) + (int32)(adc.iac1_b.fixed<<1) + (int32)(adc.iac1_c.fixed<<1) + (int32)3)/(int32)6);
1171 icm_fixed = adc.iac1_a.fixed + adc.iac1_b.fixed + adc.iac1_c.fixed;
1172 icm.err = -icm_fixed;
1173
1174 /* Inner capacitor current loop */
1175 iacc_a_fixed = adc.iac1_a.fixed - adc.iac2_a.fixed - ((icm_fixed<<1) + 3)/6;
1176 iacc_b_fixed = adc.iac1_b.fixed - adc.iac2_b.fixed - ((icm_fixed<<1) + 3)/6;
1177
1178 if(active_damping == 0)
1179 {
1180 // No AD - Don’t subtract capacitor current
1181 iacc_a.err = iacc_a.targ_fixed;
1182 iacc_b.err = iacc_b.targ_fixed;
1183 }
1184 else
1185 {
1186 // Run AD - Subtract capacitor current
1187 iacc_a.err = (int32)iacc_a.targ_fixed - (int32)iacc_a_fixed;
1188 iacc_b.err = (int32)iacc_b.targ_fixed - (int32)iacc_b_fixed;
1189 }
1190
1191 // Calculate target switching voltages
1192 adc_vac_a = (int16)(((int32)iacc_a.err*(int32)iacc_a.K + SMALL_Q_ROUND)>>SMALL_Q);
1193 adc_vac_a = (int16)(((int32)adc_vac_a*(int32)PERIOD_2 + FIXED_Q_ROUND)>>FIXED_Q);
1194
1195 adc_vac_b = (int16)(((int32)iacc_b.err*(int32)iacc_b.K + SMALL_Q_ROUND)>>SMALL_Q);
1196 adc_vac_b = (int16)(((int32)adc_vac_b*(int32)PERIOD_2 + FIXED_Q_ROUND)>>FIXED_Q);
1197
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1198 adc_vac_cm = (int16)(((int32)icm.err*(int32)icm.K + SMALL_Q_ROUND)>>SMALL_Q);
1199 adc_vac_cm = (int16)(((int32)adc_vac_cm*(int32)PERIOD_2 + FIXED_Q_ROUND)>>FIXED_Q);
1200
1201 /* =========================================================================
1202 isr_pwm_modulator()
1203 ============================================================================ */
1204
1205 //DC bus compensation
1206 //compensation = mod_depth * nominal_DC_bus/real_DC_bus
1207 if (adc.vhi.filt_fixed > MIN_VDC_COMP_FIXED)
1208 fixed_vdc_comp = adc.vhi.filt_fixed;
1209 else
1210 fixed_vdc_comp = MIN_VDC_COMP_FIXED;
1211
1212 vhi_comp_fixed = VHI_NOM_FIXED/fixed_vdc_comp;
1213
1214 // Convert demanded inst. voltage to switching time
1215 if (op_mode_vsi != VSI_OL) // Closed loop
1216 {
1217 t_a = -(int16)(( (int32)adc_vac_a*(int32)vhi_comp_fixed + (int32)FIXED_Q_ROUND )>>FIXED_Q);
1218 t_b = -(int16)(( (int32)adc_vac_b*(int32)vhi_comp_fixed + (int32)FIXED_Q_ROUND )>>FIXED_Q);
1219 t_cm = -(int16)(( (int32)adc_vac_cm*(int32)vhi_comp_fixed + (int32)FIXED_Q_ROUND )>>FIXED_Q);
1220 }
1221 // calculate t_c from t_a and t_b
1222 t_c = -t_a - t_b;
1223
1224 /* determine offset for effective 3rd harmonic injection
1225 t_off = -(max(Va,Vb,Vc)+min(Va,Vb,Vc))/2; */
1226 if (t_a > t_b)
1227 {
1228 if (t_a > t_c)
1229 {
1230 if (t_b > t_c)
1231 t_off = (t_b+1)>>1;
1232 else
1233 t_off = (t_c+1)>>1;
1234 }
1235 else
1236 {
1237 t_off = (t_a+1)>>1;
1238 }
1239 }
1240 else
1241 {
1242 if (t_b > t_c)
1243 {
1244 if (t_a > t_c)
1245 t_off = (t_a+1)>>1;
1246 else
1247 t_off = (t_c+1)>>1;
1248 }
1249 else
1250 {
1251 t_off = (t_b+1)>>1;
1252 }
1253 }
1254
1255 // Allowance to disable space vector centering
1256 if (svc_enable)
1257 {
1258 // add offset into t_a, t_b and t_c
1259 t_a = t_a + t_off + t_cm;
1260 t_b = t_b + t_off + t_cm;
1261 t_c = t_c + t_off + t_cm;
1262 }
1263 else
1264 {
1265 t_a = t_a + t_cm;
1266 t_b = t_b + t_cm;
1267 t_c = t_c + t_cm;
1268 }
1269
1270 // Setup initial turn on values for compare registers
1271 if((ic_state==IC_WAIT)||(ic_state==IC_PEAK))
1272 {
1273 if(omega_pll > 0)
1274 {
1275 t_a = TA_INIT_POS;
1276 t_b = TB_INIT_POS;
1277 t_c = TC_INIT_POS;
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1278 }
1279 else if(omega_pll < 0)
1280 {
1281 t_a = TA_INIT_NEG;
1282 t_b = TB_INIT_NEG;
1283 t_c = TC_INIT_NEG;
1284 }
1285 }
1286
1287 //Phase A
1288 V_Asat_prev = V_Asat;
1289 if (t_a >= MAX_TIME)
1290 {
1291 V_Asat = POS_SAT;
1292 CMPR4 = 0;
1293 }
1294 else if (t_a <= -MAX_TIME)
1295 {
1296 if((V_Asat==NEG_SAT)||(timer3_dir==0))
1297 CMPR4 = PERIOD;
1298 else
1299 CMPR4 = PERIOD - 1;
1300 V_Asat = NEG_SAT;
1301 }
1302 else
1303 {
1304 V_Asat = NOT_SAT;
1305 CMPR4 = PERIOD_2 - t_a;
1306 }
1307
1308 // B phase
1309 V_Bsat_prev = V_Bsat;
1310 if (t_b >= MAX_TIME)
1311 {
1312 V_Bsat = POS_SAT;
1313 CMPR5 = 0;
1314 }
1315 else if (t_b <= -MAX_TIME)
1316 {
1317 if((V_Bsat==NEG_SAT)||(timer3_dir==0))
1318 CMPR5 = PERIOD;
1319 else
1320 CMPR5 = PERIOD - 1;
1321 V_Bsat = NEG_SAT;
1322 }
1323 else
1324 {
1325 V_Bsat = NOT_SAT;
1326 CMPR5 = PERIOD_2 - t_b;
1327 }
1328
1329 //Phase C
1330 V_Csat_prev = V_Csat;
1331 if (t_c >= MAX_TIME)
1332 {
1333 V_Csat = POS_SAT;
1334 CMPR1 = 0;
1335 }
1336 else if (t_c <= -MAX_TIME)
1337 {
1338 if((V_Csat==NEG_SAT)||(timer1_dir==0))
1339 CMPR1 = PERIOD;
1340 else
1341 CMPR1 = PERIOD - 1;
1342 V_Csat = NEG_SAT;
1343 }
1344 else
1345 {
1346 V_Csat = NOT_SAT;
1347 CMPR1 = PERIOD_2 - t_c;
1348 }
1349 /* --------- Finish Experimental Interrupt Code --------- */
1350 } /* End Interrupt Code */
1351
1352 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1353 /// Outputs vital to operation
1354 // PWM Compare registers (delay performed in PSIM)
1355 out[0] = CMPR4;
1356 out[1] = CMPR5;
1357 out[2] = CMPR1;
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1358 out[3] = gate_enable;
1359
1360 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1361 /// Outputs to look at internals
1362
1363 out[4] = iac2_a.targ_fixed;
1364 out[5] = iac2_b.targ_fixed;
1365 out[6] = theta_pll;
1366
1367 // Free to change
1368 out[7] = ic_state;
1369 out[8] = vsi_en_outputs;
1370
1371 out[9] = iac2_a.err_res;
1372 out[10] = iac2_b.err;
1373 out[11] = iac2_a.fund.y0;
1374 out[12] = iac2_b.fund.y0;
1375 out[13] = iac2_a.fund.s0;
1376 out[14] = iac2_a.fund.s1;
1377 out[15] = iac2_a.fund.s2;
1378 out[16] = iac2_b.fund.s0;
1379 out[17] = iac2_b.fund.s1;
1380 out[18] = iac2_b.fund.s2;
1381 out[19] = id_targ_fixed;
1382 out[20] = Ed;
1383 out[21] = Eq;
1384 out[22] = theta_pll;
1385 out[23] = iac2_b.fund.beta1;
1386 out[24] = iac2_b.fund.beta2;
1387
1388 prev_interrupt = interrupt;
1389 }
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A.2 Experimental Code
The experimental code is based on that developed Creative Power Technologies
[171]. The files main.c and main.h contain the code relating to the background
operation such as the command interface, while vsi.h and vsi.c contain the code
relating to the state machine and main control interrupt routine.
A.2.1 main.h
1 /**
2 \file
3 \brief NY5kW_Active Rectifier software definitions
4
5 \par Developed By:
6 Creative Power Technologies, (C) Copyright 2010
7 \author A.McIver
8 \par History:
9 \li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\main.h
10 \li 25/07/07 AM - added fault definitions
11 \li 09/10/07 AM - updated documentation
12 \li 08/04/08 PM - 30kW battery Charger modification - ported from 25kVA Boost
13 \li 16/04/09 PM - Release as V1.05
14 \li 21/01/10 PM - Added AUTO_START_DELAY definition
15 \li 02/02/10 PM - Started Port to new version of 30kW BC - 30kW2
16 \li 24/08/10 PM - System release for internal testing V1.00
17 \li 03/11/10 PM - Production version released V1.01
18 \li 17/03/11 PM - Ported from 30kW BC2 for use in NY 5kW Active Rectifier
19 \li 15/05/12 PM - Cleaned up comments
20 \li 26/05/12 SP - Begin convertion to LCL active rectifier
21 */
22
23 /* The following text is for the documentation */
24 /**
25 \mainpage Nanyang 5kW Active Rectifier Introduction
26
27 The Nanyang 5kW Active Rectifier takes a nominal 400V
28 3ph AC input and produces a nominal 700V DC bus. The input stage is an
29 active rectifier and the DC output connects to a separately DSP controlled
30 a bi-directional phase shifted square wave DC-DC converter.
31 Both stages have the same switching frequency. This section describes the DSP
32 Controller and Power Stage Hardware for the Active Rectifier.
33
34 \section _hardware Hardware
35
36 The Power Stage synchronizes to the incoming AC supply of nominally 400Vac and
37 rectifies it to produce 700V. In the bidirectional Battery Charger the DC bus
38 is then fed through an H bridge using phase shifted square waves to a high
39 frequency transformer. The output of the transformer is rectified and filtered
40 to produce a nominal DC output (340 - 440VDC).
41 The Fuel Cell Inverter is uni-directional and steps up a nominal 55-90VDC input
42 to produce a nominal 600-700VDC bus that is connected to the grid via the
43 active rectifier/inverter stage.
44
45 \section _communications Communications
46
47 The VSI DSP controller has a 485 link to the DC/DC DSP controller.
48
49 \section _modules Software Modules
50
51 - PWM
52 - Parameter Database
53 - Comms from VSI to DC/DC Converter
54
55 \section _definitions Project Level Definitions
56
57 The following definitions are needed in the project file.
58
59 RAM based project flag - see main.c:
60 \li BUILD_RAM
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61
62 Test software build flag
63 \li BUILD_TEST
64
65 CPT hardware platform build flag
66 \li CPT
67
68 Debug console flag - see bios0i_485.c:
69 \li COM0_CONSOLE - used to direct the console functions to COM0 rather than COM1
70
71 */
72
73 /* =========================================================================
74 __Definitions()
75 ========================================================================= */
76
77 #define SYSCLK_OUT (150e6)
78 #define HSPCLK (SYSCLK_OUT)
79 #define LSPCLK (SYSCLK_OUT/4)
80
81
82 /// boot ROM sine table size
83 #define TABLE_SIZE 512
84 /// boot ROM sine table magnitude
85 #define MAX_SINE_TABLE 16384
86
87 #define SW_FREQ 10000.0//5000.0 ///< switching freq in Hz
88
89 #define F_FREQ 50.0 ///< fundamental frequency
90
91 #define VHI_NOM 650.0 // target hv dc bus Vdc
92 #define IAC_NOM 7.5 // rated AC current in Arms
93
94 // Loop Gains - Cf=15uF, or Cf=7.5@10khz
95 #define KDM_INNER 27 // [V/A]
96 #define KCM_INNER 20//39.6 // [V/A]
97 #define KP_OUTER 0.711 // [A/A]
98 #define TR_OUTER 0.0042 // [s] or 0.0021@10kHz?
99
100 // Loop Gains - Cf=1.5uF
101 //#define K_INNER 41.9 // [V/A]
102 //#define KP_OUTER 1 // [A/A]
103 //#define TR_OUTER 0.0019 // [s]
104
105 // DC Bus control gains
106 #define KP_VHI 1
107 #define TINT_VHI (0.05)
108
109
110 /* =========================================================================
111 __Fault_Definitions()
112 ========================================================================= */
113
114 /** @name Inverter fault codes */
115 //@{
116 // (mirrored in para.h:Active Rectifier fault word bits)
117 #define FAULT_PDPINT 0x00000001 ///< hardware gate fault trip - act rect
118 #define FAULT_SW_AC_OC 0x00000002 ///< software AC over current trip
119 #define FAULT_HW_AC_OC 0x00000004 ///< hardware AC over current trip
120 #define FAULT_A_PH_FUSE 0x00000008 ///< Input A Phase Fuse Failure
121 #define FAULT_B_PH_FUSE 0x00000010 ///< Input B Phase Fuse Failure
122 #define FAULT_C_PH_FUSE 0x00000020 ///< Input C Phase Fuse Failure
123 #define FAULT_OT 0x00000040 ///< hardware over temperature trip
124 #define FAULT_SW_VHI_OV 0x00000080 ///< unused
125 #define FAULT_HW_VHI_OV 0x00000100 ///< hardware Vdc over voltage trip
126 #define FAULT_SW_OVIN 0x00000200 ///< software Vac over voltage input trip
127 #define FAULT_SW_UVIN 0x00000400 ///< software Vac under voltage input trip
128 #define FAULT_CHARGE 0x00000800 ///< charging fault
129 #define FAULT_EMERG 0x00001000 ///< emergency stop button pressed
130 #define FAULT_VDC_BUS 0x00002000 ///< voltage imbalance across DC bus
131 #define FAULT_CONT 0x00004000 ///< contactor failure
132 #define FAULT_COMMS 0x00008000 ///< NOT SET used by display board
133 //@}
134 #define FAULT_MAX 16 // includes all faults to FAULT_COMMS
135
136 #define FAULT_SPARES (0)
137
138 // faults that prevent converter operation
139 #define FAULT_FATAL (0xFFFF & (~(FAULT_COMMS|FAULT_SPARES)))
140 // faults that are checked in particular states
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141 #define FAULT_ST_VIN_UV (0xFFFF & (~(FAULT_SW_UVIN|FAULT_COMMS|FAULT_SPARES)))
142
143 extern Uint16
144 detected_faults;
145 extern Uint16
146 fault_gate_flag;
147
148 /// Individual fault setting function
149 void main_fault_set(Uint16 new_fault);
150
151 /// individual fault clearing function
152 void main_fault_clear(Uint16 cleared_fault);
153
154 /// overall fault clearing function
155 void main_fault_clear_all(void);
156
157 /// checks whether faults have cleared
158 Uint16 main_fault_get_reported(void);
159
160 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
161 /**
162 \fn inline Uint16 main_fault_get(void)
163 \brief Returns the fault word.
164
165 This function returns the fault word. It is inline for efficient use at the
166 interrupt level.
167
168 \author A.McIver
169 \par History:
170 \li 19/07/07 AM - initial creation
171 \li 24/02/10 PM - Modified to be 32 bit
172
173 \returns the fault word
174 */
175 inline Uint16 main_fault_get(void)
176 {
177 return detected_faults;
178 } /* end main_fault_get */
179
180 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
181 /**
182 \fn inline void main_fault_set_int(Uint16 new_fault)
183 \brief Sets bits in the fault word.
184
185 This function sets one or more bits in the fault word. It is inline for
186 efficient use at the interrupt level and must only be used at the interrupt
187 level.
188
189 \author A.McIver
190 \par History:
191 \li 25/07/07 AM - initial creation
192 \li 24/02/10 PM - Modified to be 32 bit
193 \returns the fault word
194 */
195 inline void main_fault_set_int(Uint16 new_fault)
196 {
197 detected_faults |= new_fault;
198 } /* end main_fault_set_int */
199
200
201 /* =========================================================================
202 __State_Machine_Definitions()
203 ========================================================================= */
204
205 /** @name State Machine Definitions */
206 //@{
207
208 /// State function type
209 typedef void (* funcPtr)(void);
210
211 /// Simple state machine type
212 typedef struct
213 {
214 funcPtr f; ///< Pointer to present state function
215 int first; ///< Flag set for first execution of present state function
216 } State_Type;
217
218 /* State Handling Macros */
219 #define NEXT_STATE(_s_,_f_) { _s_.f = (funcPtr)&_f_; \
220 _s_.first = 1; }
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221 #define IS_FIRST_STATE(_s_) (_s_.first == 1)
222 #define DONE_FIRST_STATE(_s_) _s_.first = 0
223 #define DO_STATE(_s_) ((*(_s_.f))())
224 #define IS_CURRENT_STATE(_s_,_f_) (_s_.f == (funcPtr)&_f_)
225 //@}
226
227 /* =========================================================================
228 __Watchdog_Timer_definitions()
229 ============================================================================ */
230
231 /** @name Watchdog Timer Definitions */
232 //@{
233 // fast 1 msec watchdogs
234 #define WD_TIMER_MAX 10
235 #define WD_CHARGE 0
236 #define WD_RAMP 1
237 #define WD_C485 2
238 #define WD_COMMS_DV 3
239 #define WD_BIOS0 4
240 #define WD_BIOS1 5
241 #define WD_RESET 6
242 #define WD_COMMS_VD 7
243 #define WD_VD_HEART 8
244 #define WD_C485_0 9
245
246 extern Uint16
247 wd_timer[WD_TIMER_MAX]; // watchdog countdown timers
248 //@}
249
250 /* =========================================================================
251 __Exported_Variables()
252 ========================================================================= */
253
254
255 /* =========================================================================
256 __Exported_Prototypes()
257 ============================================================================ */
258
259 /// Sets and clears bits in a parameter word
260 void main_para_bits(Uint16 ref, Uint16 set, Uint16 clear);
261
262
263 /* =========================================================================
264 __Debug_Test_Pins()
265 ============================================================================ */
266
267 // uses pins on digital I/O connector X13
268 /*
269 #define DIGIO5_SET() GpioDataRegs.GPBSET.all = DIGIO5
270 #define DIGIO5_CLEAR() GpioDataRegs.GPBCLEAR.all = DIGIO5
271 #define DIGIO6_SET() GpioDataRegs.GPBSET.all = DIGIO6
272 #define DIGIO6_CLEAR() GpioDataRegs.GPBCLEAR.all = DIGIO6
273 */
274
275 /* =========================================================================
276 __Grab_Code_Definitions()
277 ========================================================================= */
278 //grab type
279 //#define GRAB_SHORT 1
280 #define GRAB_LONG 1
281 //#define GRAB_DOUBLE 1
282
283 // grab array size
284 #define GRAB_LENGTH 20
285 #define GRAB_WIDTH 6
286 #define GRAB_DEC 0
287
288 // modes
289 #define GRAB_GO 0 // logging data and waiting for trigger to stop
290 #define GRAB_IDLE 1 // waiting for a start signal
291 #define GRAB_TRIG 2 // waiting for a trigger point
292 #define GRAB_STOPPED 3 // finished logging data
293 #define GRAB_SHOW 4 // showing logged data
294
295 // macros
296 // starts waiting for a trigger
297 #define GrabStart() { grab_index = 0; grab_mode = GRAB_TRIG; }
298
299 // goes from triggered to running
300 #define GrabRun() { grab_index = 0; grab_mode = GRAB_GO; }
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301
302 // forces a running grab to stop
303 #define GrabStop() grab_mode = GRAB_STOPPED;
304
305
306 #define GrabClear() { grab_index = 0; grab_mode = GRAB_IDLE; }
307
308 // status tests
309 #define GrabRunning() (grab_mode == GRAB_GO)
310 #define GrabStopped() (grab_mode == GRAB_STOPPED)
311 #define GrabAvail() (grab_mode >= GRAB_STOPPED)
312 #define GrabTriggered() (grab_mode == GRAB_TRIG)
313
314 // log data macro
315 #define GrabStore(_loc_,_data_) \
316 grab_array[grab_index][_loc_] = _data_;
317
318 // wrap around storage
319 #define GrabStep() { grab_index++; \
320 if (grab_index >= GRAB_LENGTH) \
321 grab_mode = GRAB_STOPPED; \
322 }
323
324 // variables
325 extern int16
326 grab_mode,
327 grab_index;
328
329 extern Uint16
330 grab_dec;
331
332 #ifdef GRAB_SHORT
333 extern short
334 grab_array[GRAB_LENGTH][GRAB_WIDTH];
335 #endif
336
337 #ifdef GRAB_LONG
338 extern long
339 grab_array[GRAB_LENGTH][GRAB_WIDTH];
340 #endif
341
342 #ifdef GRAB_DOUBLE
343 extern double
344 grab_array[GRAB_LENGTH][GRAB_WIDTH];
345 #endif
346
347 // functions
348 void GrabDisplay(void);
349 void GrabInit(void);
350
351
352 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
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A.2.2 main.c
1 /**
2 \file
3 \brief ny-5kW Active Rectifier software using the CPT-DA2810 and CPT-E13
4 fsw=10kHz
5
6 The 30kW battery charger system uses the CPT-E01 and CPT-E10 PCBs. It uses a
7 three phase VSI that feeds a 400Hz output into a rectifier to produce a
8 controlled dc output voltage and current.
9
10 The communications to the display board are via X27 (COM1 RS485). COM0 is used
11 as a debug RS232 TTL port.
12
13 \par Developed By:
14 Creative Power Technologies, (C) Copyright 2009
15 \author A.McIver
16 \author G.Holmes
17 \par History:
18 \li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\main.c
19 \li 28/03/07 AM - added version numbering
20 \li 29/06/07 AM - added comms
21 \li 13/09/07 AM - converted version numbering to system wide version
22 \li 09/10/07 AM - updated documentation
23 \li 14/11/07 PM - V1.01 software generated - due to VSI current scaling change
24 \li 07/12/07 PM - tweaked fault restart times
25 \li 07/12/07 AM - V1.02 candidate software generated - not passed
26 \li 07/12/07 PM - Modified software to include reverse polarity fault detection
27 \li 08/12/07 PM/DGH - Modified fault order for LED reporting - V1.02 software
28 \li 07/04/08 PM - Ported from 25kVA boost code
29 \li 11/04/08 PM - Modified for the 30kW battery charger
30 \li 16/04/09 PM - Release as V1.05
31 \li 10/11/09 PM - Changed P_VERSION to P_VERSION_E01
32 \li 02/02/10 PM - Started Port to new version of 30kW BC - 30kW2
33 \li 25/08/10 PM - changed include file for lib_e01 to new structure
34 \li 03/11/10 PM - Added Creative as manufacturer in display - V1.01 software
35 \li 17/03/11 PM - Ported from 30kW BC2 for use in NY 5kW Active Rectifier
36 \li 09/12/11 DS - Commissioning NY 5kW Active Rectifier
37 \li 15/05/12 PM - Cleaned up Comments
38 \li 26/05/12 SP - Begin convertion to LCL active rectifier
39 */
40
41 const char flash_id[] = "\n\nStewart’s 5kVA LCL VSI @10kHz CM\n";
42
43 // compiler standard include files
44 #include <math.h>
45 //#include <stdio.h>
46
47 // processor standard include files
48 #include <DSP281x_Device.h>
49 #include <DSP281x_Examples.h>
50 #include <bios0.h>
51 #include "bios1.h"
52
53 // board standard include files
54 //#include <lib_e13.h>
55 #include "lib_e13_ny_5kW_vsi.h"
56 #include <sf_at45.h>
57
58 // common project include files
59
60 // local include files
61 #include "conio.h"
62 #include "main.h"
63 #include "mb_para.h"
64 #include "modbus.h"
65 #include "para.h"
66 #include "para_v.h"
67 #include "panel_led.h"
68 #include "vsi.h"
69
70
71 /* ============================================================================
72 __Definitions()
73 ============================================================================ */
74
75 #define RESET_TIME 2000 //msec
76
77 extern const char
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78 *build_timestamp;
79
80
81 /* ============================================================================
82 __Typedefs()
83 ============================================================================ */
84
85 /// Time related flag type
86 /** This structure holds flags used in background timing. */
87 typedef struct
88 {
89 Uint16
90 msec:1, ///< millisecond flag
91 sec0_1:1, ///< tenth of a second flag
92 sec:1; ///< second flag
93 } type_flag;
94
95 /// Time type
96 /** This structure holds the variables used in background timing. */
97 typedef struct
98 {
99 type_flag
100 flag; ///< bitwise flag structure
101 Uint16
102 count_msec; ///< count of milliseconds since last second event
103 } type_time;
104
105 /* ============================================================================
106 __Variables()
107 ============================================================================ */
108
109 #ifndef BUILD_RAM
110 // These are defined by the linker (see build_flash.cmd)
111 extern Uint16 RamfuncsLoadStart;
112 extern Uint16 RamfuncsLoadEnd;
113 extern Uint16 RamfuncsRunStart;
114 #endif
115
116 // Background variables
117 Uint16
118 quit = 0, ///< exit flag
119 i = 0,
120 disp_pi_data = 0; ///< flag set to display the PI loop data
121
122 /// timing variables
123 type_time
124 time =
125 {
126 0,0,0,
127 0
128 };
129
130 // fault variables
131 Uint16
132 /// The detected faults are faults that are on the system at this instant.
133 /// ie the heatsink is too hot, the output current is over the trip value.
134 detected_faults = 0, // bits set for faults detected
135 restarting_faults = 0, // bits set for faults that are in restart zone
136 /// The known faults are updated once per second to be the detected faults
137 /// or the clearing faults. New faults are set in detected fault, but not
138 /// yet set in known faults.
139 known_faults = 0; // bits set for faults already being processed
140
141
142 Uint16
143 fault_gate_flag = 0, // set when the fault source is a gate fault
144 /// The restarting faults are faults that are no longer present at this
145 /// instant, but their restart time is still counting out so the system
146 /// has not restarted.
147 fault_lockout_flag = 0, // flag set to lockout inverter
148 /// Restarting faults have times that are counting down to zero. When they
149 /// reach zero they are removed from restarting_faults.
150 fault_restart_timer[FAULT_MAX], // system restart countdown timers
151 fault_count[FAULT_MAX], // count of fault occurrences for lockout
152 fault_count_timer[FAULT_MAX]; // lockout count clear countdown timers
153
154 const Uint16
155 fault_count_time[FAULT_MAX] = // time before the fault count is reset
156 {
157 300, // FAULT_PDPINT
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158 150, // FAULT_SW_AC_OC
159 150, // FAULT_HW_AC_OC
160 300, // FAULT_A_PH_LOSS
161 300, // FAULT_B_PH_LOSS
162 300, // FAULT_C_PH_LOSS
163 0, // FAULT_OT
164 60, // FAULT_SW_VHI_OV
165 60, // FAULT_HW_VHI_OV
166 60, // FAULT_SW_OVIN
167 0, // FAULT_SW_UVIN
168 300, // FAULT_CHARGE
169 300, // FAULT_EMERG
170 300, // FAULT_VDC_BUS
171 300, // FAULT_CONT
172 0, // FAULT_COMMS
173 },
174 fault_count_lockout[FAULT_MAX] = // number of faults to cause a lockout
175 { // 0 for no lockout
176 2, // FAULT_PDPINT
177 3, // FAULT_SW_AC_OC
178 3, // FAULT_HW_AC_OC
179 3, // FAULT_A_PH_LOSS
180 3, // FAULT_B_PH_LOSS
181 3, // FAULT_C_PH_LOSS
182 3, // FAULT_OT
183 3, // FAULT_SW_VHI_OV
184 2, // FAULT_HW_VHI_OV
185 2, // FAULT_SW_OVIN
186 0, // FAULT_SW_UVIN
187 2, // FAULT_CHARGE
188 0, // FAULT_EMERG
189 3, // FAULT_VDC_BUS
190 3, // FAULT_CONT
191 0, // FAULT_COMMS
192 },
193 fault_restart_time[FAULT_MAX] = // time to restart after the fault
194 {
195 30, // FAULT_PDPINT
196 30, // FAULT_SW_AC_OC
197 30, // FAULT_HW_AC_OC
198 30, // FAULT_A_PH_LOSS
199 30, // FAULT_B_PH_LOSS
200 30, // FAULT_C_PH_LOSS
201 30, // FAULT_OT
202 20, // FAULT_SW_VHI_OV
203 30, // FAULT_HW_VHI_OV
204 2, // FAULT_SW_OVIN
205 2, // FAULT_SW_UVIN
206 120, // FAULT_CHARGE
207 10, // FAULT_EMERG
208 30, // FAULT_VDC_BUS
209 30, // FAULT_CONT
210 1, // FAULT_COMMS
211 };
212
213 Uint16
214 wd_timer[WD_TIMER_MAX] =
215 {
216 0,0,0,0,0,0,0,0,0,0
217 }; /// watchdog countdown timers
218
219 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
220 // grab code variables
221 int16
222 grab_mode = GRAB_IDLE,
223 grab_index;
224
225 Uint16
226 grab_dec; // grab decimation counter
227
228 #ifdef GRAB_SHORT
229 short
230 grab_array[GRAB_LENGTH][GRAB_WIDTH];
231 #endif
232 #ifdef GRAB_DOUBLE
233 double
234 grab_array[GRAB_LENGTH][GRAB_WIDTH];
235 #endif
236 #ifdef GRAB_LONG
237 long
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238 grab_array[GRAB_LENGTH][GRAB_WIDTH];
239 #endif
240
241 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
242 // test code variables
243 Uint16
244 ph_ref = 0; // internal reference for parameter to hack
245 int16
246 ph_val = 0; // parameter value to hack
247
248
249 /*********
250 serial OL modulation command
251 *********/
252 double
253 mod_serial=0.0;
254
255 /*********
256 serial CL Current command
257 *********/
258 double
259 iq_mag=0.0;
260
261 /* ============================================================================
262 __Local_Function_Prototypes()
263 ============================================================================ */
264
265 /// Initialises the fault handling system
266 void main_fault_init(void);
267
268 /// Processes the fault event counting and clearing process
269 void main_fault_process(void);
270
271 /// Resets the fault handling after a fault lockout
272 void main_fault_reset(void);
273
274 /// process command from display
275 void process_command(Uint16 com);
276
277 /// Processes data written from the display
278 void process_comms_data(void);
279
280 /// perform a factory reset on the parameter database
281 void reset_para(void);
282
283 /// store latest parameter values in the parameter database for display
284 void store_para(void);
285
286 // display operating info
287 void com_display(Uint16 mode);
288
289 // process keyboard input
290 void com_keyboard(void);
291
292 /// 1 second interrupt for display
293 interrupt void isr_cpu_timer0(void);
294
295 // Function defined in bios0i_485.c
296 /// Supervisory protection to force TX CTRL off.
297 void bios_watchdog_COM0(void);
298
299 // Function defined in bios1i_485.c
300 /// Supervisory protection to force TX CTRL off.
301 void bios_watchdog_COM1(void);
302
303 /// Hack into the parameter flash for testing ************
304 void para_hack(Uint16 type, Uint16 ref, int16 val);
305
306
307 /* =========================================================================
308 __Main
309 ============================================================================ */
310 /**
311 This is the main function. It:
312 \li Initialises the DSP and its peripherals
313 \li Initialises the E01 PCB into a safe condition
314 \li Copies the RAM based functions to RAM
315 \li Starts the 1ms timers for background timing
316 \li Sets up the two com ports
317 \li Initialises the various software modules
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318 \li Runs the background loop
319
320 \author A.McIver
321 \par History:
322 \li 09/10/07 AM - initial creation
323 \li 29/04/08 AM - added fault system initialisation
324 \li 27/01/10 PM - Added watchdog handling
325 */
326 void main(void)
327 {
328 DINT;
329 // Initialise DSP for PCB
330 lib_e13_init(150/*MHz*/,30000/*kHz*/,150000/*kHz*/);
331
332 // Initialize the PIE control registers to their default state.
333 InitPieCtrl();
334 // Disable CPU interrupts and clear all CPU interrupt flags:
335 IER = 0x0000;
336 IFR = 0x0000;
337 // Initialize the PIE vector table with pointers to the shell Interrupt
338 // Service Routines (ISR).
339 // This will populate the entire table, even if the interrupt
340 // is not used in this example. This is useful for debug purposes.
341 // The shell ISR routines are found in DSP281x_DefaultIsr.c.
342 // This function is found in DSP281x_PieVect.c.
343 InitPieVectTable();
344
345 #ifndef BUILD_RAM
346 // Copy time critical code and Flash setup code to RAM
347 // The RamfuncsLoadStart, RamfuncsLoadEnd, and RamfuncsRunStart
348 // symbols are created by the linker. Refer to the F2810.cmd file.
349 MemCopy(&RamfuncsLoadStart, &RamfuncsLoadEnd, &RamfuncsRunStart);
350
351 // Call Flash Initialization to setup flash waitstates
352 // This function must reside in RAM
353 InitFlash();
354 #endif
355
356 InitAdc();
357 InitCpuTimers();
358
359 bios_init_COM0(38400L);
360 bios_init_COM1(38400L,8,PARITY_NONE,STOP_TWO);
361
362 // Configure CPU-Timer 0 to interrupt every millisecond:
363 // 150MHz CPU Freq, 0.001 second Period (in uSeconds)
364 ConfigCpuTimer(&CpuTimer0, 150.0/*MHz*/, 1000.0/*us*/);
365 StartCpuTimer0();
366
367 // Map interrupt to interrupt service routine.
368 EALLOW;
369 PieVectTable.TINT0 = &isr_cpu_timer0;
370 EDIS;
371
372 // Enable TINT0 in the PIE: Group 1 interrupt 7
373 PieCtrlRegs.PIEIER1.bit.INTx7 = 1;
374 IER |= M_INT1; // Enable CPU Interrupt 1
375 EnableInterrupts();
376
377 // Used for test pins
378 CLEAR_LED0_E13();
379 CLEAR_LED1_E13();
380 CLEAR_LED2_E13();
381 CLEAR_LED3_E13();
382
383 puts_COM0(flash_id);
384 /* Display Version Number information */
385 puts_COM0(build_timestamp);
386 puts_COM0("\n");
387
388 pled_init();
389 // initialise flash RAM
390 sf_init();
391 sf_set_protect(SF_UNPROTECT);
392
393 GrabInit(); /* ***** Grab code should be commented out *****/
394
395 if (para_init(PARA_INIT_NODEFAULT) != 0) // bad settings
396 {
397 Uint16 status;
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398
399 status = PARA_READ(P_STATUS);
400 status |= ST_BAD_SETTINGS;
401 para_write_int(P_STATUS,status);
402 }
403 puts_COM0("\nMB Addr:");
404 putd_COM0(PARA_READ(P_ADDR));
405 puts_COM0("\n");
406 modbus_init(PARA_READ(P_ADDR));
407
408 vsi_set_mode(VSI_CV);
409 vsi_set_id(PARA_READ(P_ID_SET));
410 vsi_set_iq(0.0);
411 vsi_set_vhi(PARA_READ(P_VHV_SET));
412
413 main_fault_init();
414 mb_para_init();
415
416 // Enable watchdog
417 EALLOW;
418 SysCtrlRegs.WDCR = 0x0028;
419 EDIS;
420
421 /*
422 void main__loop(void)
423 */
424 while(quit == 0)
425 {
426 if (time.flag.msec != 0) // millisecond events
427 {
428 time.flag.msec = 0;
429 vsi_state_machine();
430 bios_watchdog_COM0();
431 bios_watchdog_COM1();
432 modbus_process();
433 KickDog();
434 reset_para();
435 }
436 else if (time.flag.sec0_1 != 0) // tenth of second events
437 {
438 time.flag.sec0_1 = 0;
439 store_para();
440 com_keyboard();
441 com_display(0); // continue one second display
442 }
443 else if (time.flag.sec != 0) // one second events
444 {
445 time.flag.sec = 0;
446 main_fault_process();
447 com_display(1); // trigger new one second display
448
449 }
450 else // low priority events
451 {
452 if (mb_para_length() != 0)
453 {
454 process_comms_data();
455 }
456 }
457 } /* end while quit == 0 */
458
459 SOFT_CHARGE_RELAY_OFF();
460 MAIN_CONTACTOR_OFF();
461 EvaRegs.T1CON.bit.TENABLE = 0;
462 EvaRegs.ACTRA.all = 0x0000;
463 EvbRegs.T3CON.bit.TENABLE = 0;
464 EvbRegs.ACTRB.all = 0x0000;
465
466 DINT;
467 } /* end main */
468
469
470 /* =========================================================================
471 __Exported_Functions()
472 ============================================================================ */
473
474 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
475 /**
476 Some parameter words are bits fields. This function encapsulates the process
477 of setting and clearing bits in these parameters. There is no error checking
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478 on the validity of the function arguments.
479
480 The clear bits are cleared before the set bits are set.
481
482 \author A.McIver
483 \par History:
484 \li 04/07/07 AM - initial creation
485
486 \param[in] ref The parameter reference
487 \param[in] set The bits to set in the word
488 \param[in] clear The bits to clear in the word
489 */
490 void main_para_bits(Uint16 ref, Uint16 set, Uint16 clear)
491 {
492 int16
493 word;
494
495 para_read(ref,&word);
496 word &= ~clear;
497 word |= set;
498 para_write_int(ref,word);
499 } /* end main_para_bits */
500
501 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
502 /**
503 This function is called when a fault is detected to set its bit in the
504 fault word. Since this function is called from both background and interrupt
505 is has to be an atomic operation.
506
507 \author A.McIver
508 \par History:
509 \li 19/07/07 AM - initial creation
510 \li 24/02/10 PM - Modified to be 32 bit
511
512 \param[in] new_fault The new fault to be added to the fault word.
513 */
514 void main_fault_set(Uint16 new_fault)
515 {
516 DINT;
517 detected_faults |= new_fault;
518 EINT;
519 } /* end main_fault_set */
520
521
522 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
523 /**
524 This function is used to remove an individual fault from the fault word. Since
525 the fault word can be altered at the interrupt level, this function needs to
526 be atomic.
527
528 \author A.McIver
529 \par History:
530 \li 19/07/07 AM - initial creation
531 \li 24/02/10 PM - Modified to be 32 bit
532
533 \param[in] cleared_fault The fault to be cleared from the fault word.
534 */
535 void main_fault_clear(Uint16 cleared_fault)
536 {
537 DINT;
538 detected_faults &= ~cleared_fault;
539 EINT;
540 } /* end main_fault_clear */
541
542
543 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
544 /**
545 This function tries to clear all the faults. It clears the fault word, then
546 checks whether the faults are still present. Since the fault word can be
547 altered at the interrupt level, this function uses the atomic main_fault_set
548 call to set bits.
549
550 \author A.McIver
551 \par History:
552 \li 19/07/07 AM - initial creation
553 \li 01/05/08 AM - reduced time that interrupts are disabled
554 \li 25/08/09 AM - tidied up the PDPINT clearing
555 */
556 void main_fault_clear_all(void)
557 {
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558 Uint16
559 i = 0;
560 DINT;
561 if (fault_gate_flag != 0)
562 {
563 RESET_GATES();
564 detected_faults &= ~FAULT_PDPINT;
565 EvaRegs.COMCONA.bit.FCOMPOE = 1; // full compare enable
566
567 for (fault_gate_flag=0; fault_gate_flag<1000; fault_gate_flag++)
568 {
569 i += fault_gate_flag;
570 }
571 fault_gate_flag = 0;
572 ENABLE_GATES();
573 for (i=0; i<10; i++)
574 {
575 ENABLE_GATES();
576 }
577
578 }
579 EINT;
580
581 if (EvaRegs.COMCONA.bit.PDPINTASTATUS == 0)
582 {
583 main_fault_set(FAULT_PDPINT);
584 }
585 if (GET_I_OV_TRIP())
586 {
587 main_fault_set(FAULT_HW_AC_OC);
588 }
589
590 } /* end main_fault_clear_all */
591
592
593 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
594 /**
595 This function is used to check whether the faults have cleared so that the
596 inverter can restart.
597
598 \author A.McIver
599 \par History:
600 \li 27/07/07 AM - initial creation
601 \li 24/02/10 PM - Modified to be 32 bit
602
603 \returns Known and detected faults
604 */
605 Uint16 main_fault_get_reported(void)
606 {
607 return (known_faults|detected_faults);
608 } /* end main_fault_get_reported */
609
610
611 /* ============================================================================
612 __Local_Functions()
613 ============================================================================ */
614
615 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
616 /**
617
618 This function performs a factory reset on the parameter database. It uses the
619 reset watchdog timer to control the timing of resetting all the parameters to
620 their default values. At the end of the process the DSP is reset.
621
622 \author A.McIver
623 \par History:
624 \li 12/01/12 AM - initial creation
625 */
626 void reset_para(void)
627 {
628 if (wd_timer[WD_RESET] == 0)
629 {
630 return;
631 }
632 switch (wd_timer[WD_RESET])
633 {
634 case RESET_TIME - 100:
635 para_write_int(P_ADDR,P_ADDR_DEF);
636 break;
637 case RESET_TIME - 200:
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638 para_write_int(P_VHV_SET,P_VHV_SET_DEF);
639 break;
640 case RESET_TIME - 300:
641 para_write_int(P_IQ_SET,P_IQ_SET_DEF);
642 break;
643 case 1:
644 EALLOW;
645 SysCtrlRegs.WDKEY = 0x0000; // resets DSP
646 EDIS;
647 break;
648 // default:
649 // do nothing
650 }
651 } /* end reset_para */
652
653
654 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
655 /**
656 This function processes data written from the display. If reads the parameter
657 references from the comms queue and acts on each one appropriately.
658
659 \author A.McIver
660 \par History:
661 \li 15/04/08 AM - initial creation
662 */
663 void process_comms_data(void)
664 {
665 Uint16
666 res,
667 ref;
668
669 res = mb_para_get_write(&ref);
670 if (res != 0) // queue is empty
671 {
672 return;
673 }
674 switch (ref)
675 {
676 case P_COMMAND:
677 process_command(PARA_READ(P_COMMAND));
678 break;
679 case P_ADDR:
680 modbus_init(PARA_READ(P_ADDR));
681 break;
682 case P_VHV_SET:
683 vsi_set_vhi(PARA_READ(P_VHV_SET));
684 break;
685 case P_ID_SET:
686 {
687 vsi_set_id(PARA_READ(P_ID_SET));
688 }
689 break;
690 default:
691 puts_COM0("\nBad comms write:");
692 putu(ref);
693 puts_COM0(" ignoring\n");
694 }
695 } /* end process_comms_data */
696
697
698 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
699 /**
700 Any commands received from the system controller are handled here. The available
701 commands are defined in para.h.
702
703 \author A.McIver
704 \par History:
705 \li 06/07/07 AM - derived from vsi:main:process_command
706 \li 27/01/10 PM - Added DB_ACK_FLASH and DB_FACTORY_RESET commands
707
708 \param[in] com Command from display
709 */
710 void process_command(Uint16 com)
711 {
712 switch (com)
713 {
714 case MB_CLEAR_FAULTS:
715 main_fault_reset();
716 break;
717 case MB_RUN:
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718 vsi_enable();
719 break;
720 case MB_STOP:
721 vsi_disable();
722 break;
723 case MB_ACK_FLASH:
724 // acknowledgement of bad settings received
725 para_write_int(P_STATUS,PARA_READ(P_STATUS)&~ST_BAD_SETTINGS);
726 break;
727 case MB_FACTORY_RESET:
728 vsi_disable();
729 // reset DSP requested at completion of factory reset
730 // turn off outputs - already done at start of factory reset
731 // Open contactors
732 MAIN_CONTACTOR_OFF();
733 SOFT_CHARGE_RELAY_OFF(); // disconnect from supply
734
735 EvaRegs.T1CON.all = 0; // stop timer
736 EvaRegs.T2CON.all = 0; // stop timer
737 EvbRegs.T3CON.all = 0; // stop timer
738 EvbRegs.T4CON.all = 0; // stop timer
739 EvaRegs.COMCONA.all = 0x0000; // disable compare outputs
740 EvbRegs.COMCONB.all = 0x0000; // disable compare outputs
741
742 // Trigger Reset Timer - checked at msec timer level
743 wd_timer[WD_RESET] = RESET_TIME; // msec
744 break;
745 case MB_SET_CV:
746 if (vsi_get_state() == ST_VSI_STOP)
747 {
748 vsi_set_mode(VSI_CV);
749 puts_COM0("\nVoltage Regulated ACREC\n");
750 }
751 break;
752 case MB_SET_CI:
753 if (vsi_get_state() == ST_VSI_STOP)
754 {
755 vsi_set_mode(VSI_CI);
756 puts_COM0("\nCurrent Regulated VSI\n");
757 }
758 break;
759 }
760 } /* end process_command */
761
762
763 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
764 /**
765 Initialises the fault variables. Called at power up.
766
767 \author A.McIver
768 \par History:
769 \li 27/07/07 AM - initial creation
770 */
771 void main_fault_init(void)
772 {
773 Uint16
774 i;
775
776 for (i=0; i<FAULT_MAX; i++)
777 {
778 fault_count[i] = 0;
779 fault_count_timer[i] = 0;
780 fault_restart_timer[i] = 0;
781 }
782 } /* end main_fault_init */
783
784
785 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
786 /**
787 This function is called once per second. It detects any new faults and starts
788 a clearing timer. If the fault count for a new fault has reached the lockout
789 threshold, then the lockout flag is set to prevent the inverter restarting. It
790 also counts down the timers for any recent faults to clear the fault count.
791 <tt>
792 fault present _______________***********____________________________\n
793 fault restarting__________________________***********_________________\n
794 known faults ________________^^^^^^^^^^^^^^^^^^^^^_________________\n
795 new fault _______________^______________________________________\n
796 cleared fault __________________________^___________________________\n
797 </tt>
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798
799 \author A.McIver
800 \par History:
801 \li 27/07/07 AM - initial creation
802 */
803 void main_fault_process(void)
804 {
805 Uint16
806 new_faults,
807 cleared_faults,
808 fault_mask;
809
810 Uint16
811 i,
812 restart_clear_flag = 0;
813
814 // new faults - bits set in detected faults but not in known faults
815 new_faults = detected_faults&(~known_faults);
816 // cleared faults - bit set in known faults, but
817 cleared_faults = known_faults&(~(detected_faults|restarting_faults));
818 known_faults |= detected_faults;
819 restarting_faults |= cleared_faults;
820 // check for faults clearing
821 detected_faults = vsi_check_fault();
822 // process new faults
823 if (new_faults != 0)
824 {
825 fault_mask = 0x0001;
826 // scan each new fault
827 for (i=0; i<FAULT_MAX; i++)
828 {
829 if (new_faults&fault_mask)
830 { // only for lockout faults
831 if (fault_count_lockout[i] != 0)
832 {
833 fault_count[i]++;
834 // check for lockout
835 if (fault_count[i] >= fault_count_lockout[i])
836 {
837 fault_lockout_flag = 1;
838 puts_COM0("\nlockout\n");
839 }
840 }
841 }
842 fault_mask <<= 1;
843 }
844 }
845 // process cleared faults - start restart timer and count timer
846 if (cleared_faults != 0)
847 {
848 fault_mask = 0x0001;
849 // scan each new fault
850 for (i=0; i<FAULT_MAX; i++)
851 {
852 if (cleared_faults&fault_mask)
853 {
854 fault_count_timer[i] = fault_count_time[i];
855 fault_restart_timer[i] = fault_restart_time[i];
856 }
857 fault_mask <<= 1;
858 }
859 }
860 // process existing faults
861 for (i=0; i<FAULT_MAX; i++)
862 {
863 if (fault_count_timer[i] > 0)
864 {
865 fault_count_timer[i]--;
866 // check for clear timer finish
867 if (fault_count_timer[i] == 0)
868 {
869 // dec fault count and restart count timer
870 if (fault_count[i] > 0)
871 {
872 fault_count[i]--;
873 fault_count_timer[i] = fault_count_time[i];
874 }
875 }
876 }
877 }
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878 fault_mask = 0x0001;
879 restart_clear_flag = 0;
880 for (i=0; i<FAULT_MAX; i++)
881 {
882 if (fault_restart_timer[i] > 0)
883 {
884 fault_restart_timer[i]--;
885 // check for clear timer finish unless locked out
886 if ( (fault_restart_timer[i] == 0)&&(fault_lockout_flag == 0) )
887 {
888 // remove from known faults and restarting faults
889 known_faults &= ~fault_mask;
890 restarting_faults &= ~fault_mask;
891 restart_clear_flag = 1;
892 }
893 }
894 fault_mask <<= 1;
895 }
896 // check for restart timer finish
897 if ( (detected_faults == 0) && (restarting_faults == 0)
898 && (restart_clear_flag == 1) )
899 {
900 // clear faults
901 main_fault_clear_all();
902 }
903 } /* end main_fault_process */
904
905
906 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
907 /**
908 This function is called to restart the inverter after a lockout event. It
909 clears the lockout flag, resets all the fault counts and timers and then
910 clears all the faults.
911
912 \author A.McIver
913 \par History:
914 \li 27/07/07 AM - initial creation
915 \li 29/04/08 AM - reset restarting_faults as well
916 */
917 void main_fault_reset(void)
918 {
919 Uint16
920 i;
921
922 fault_lockout_flag = 0;
923 for (i=0; i<FAULT_MAX; i++)
924 {
925 fault_count[i] = 0;
926 fault_count_timer[i] = 0;
927 fault_restart_timer[i] = 0;
928 }
929 restarting_faults = 0x0000;
930 known_faults = 0x0000;
931 main_fault_clear_all();
932 } /* end main_fault_reset */
933
934
935 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
936 /**
937 The display accesses system parameters by reading the data from the parameter
938 database. This function updates the database with the latest measurements.
939
940 \author A.McIver
941 \par History:
942 \li 25/05/07 AM - initial creation
943 \li 08/08/07 AM - changed power calculation to tenths of kW
944 \li 14/09/07 AM - fixed setting of LED voltage status bits for normal case
945 \li 01/12/08 AM - added calibration offset to Vout
946 */
947 Uint16
948 fault_new;
949 Uint16
950 status, p_real,p_react;
951 int16
952 vsi_status, vac_grid, volts_in, amps;
953
954 void store_para(void)
955 {
956 Uint16
957 led_bits = 0;
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958
959 volts_in = vsi_get_vhi();
960 para_write_int(P_VHV,volts_in);
961 amps = (int16)vsi_get_iac(1);
962 para_write_int(P_IPH1,amps);
963 if (amps > (int16)(IAC_NOM*10.0))
964 {
965 led_bits |= PLED_OLOAD;
966 }
967 amps = (int16)vsi_get_iac(2);
968 para_write_int(P_IPH2,amps);
969 if (amps > (int16)(IAC_NOM*10.0))
970 {
971 led_bits |= PLED_OLOAD;
972 }
973 amps = (int16)vsi_get_iac(3);
974 para_write_int(P_IPH3,amps);
975 if (amps > (int16)(IAC_NOM*10.0))
976 {
977 led_bits |= PLED_OLOAD;
978 }
979
980 vac_grid = (int16)vsi_get_vac(0);
981 para_write_int(P_VIN_AVG,vac_grid);
982 vac_grid = (int16)vsi_get_vac(1);
983 para_write_int(P_VIN_BA,vac_grid);
984 vac_grid = (int16)vsi_get_vac(2);
985 para_write_int(P_VIN_CA,vac_grid);
986
987 p_real = vsi_get_p();
988 para_write_int(P_POUT,(int16)p_real);
989 p_react = vsi_get_q();
990 para_write_int(P_QOUT,(int16)p_react);
991
992 // update battery charger fault word
993 fault_new = main_fault_get_reported();
994
995 para_write_int(P_FAULT,(int16)fault_new);
996
997 // update status word
998 status = PARA_READ(P_STATUS);
999 // battery charger status bits
1000 if (fault_new == 0)
1001 {
1002 led_bits |= PLED_AC_VOLTS;
1003
1004 vsi_status = vsi_get_status();
1005 if (vsi_status == 0)
1006 {
1007 status &= ~(ST_RUN|ST_FAULT);
1008 led_bits |= PLED_STOP;
1009 }
1010 else if (vsi_status > 0)
1011 {
1012 status |= ST_RUN;
1013 status &= ~ST_FAULT;
1014 led_bits |= PLED_RUN;
1015 }
1016 else
1017 {
1018 status |= ST_FAULT;
1019 status &= ~ST_RUN;
1020 led_bits |= PLED_FAULT;
1021 }
1022 }
1023 else
1024 {
1025 status |= ST_FAULT;
1026 status &= ~ST_RUN;
1027 led_bits |= PLED_FAULT;
1028 if (fault_new & FAULT_SW_UVIN)
1029 {
1030 led_bits |= PLED_AC_UV;
1031 }
1032 else if (fault_new & FAULT_SW_OVIN)
1033 {
1034 led_bits |= PLED_AC_OV;
1035 }
1036 }
1037
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1038 if (modbus_comms_ok() == 0)
1039 {
1040 led_bits |= PLED_COMMS;
1041 }
1042 para_write_int(P_STATUS,status);
1043 pled_load(led_bits);
1044 } /* end store_para */
1045
1046
1047 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1048 /* void com_display(Uint16 mode)
1049 Parameters: none
1050 Returns: nothing
1051 Description: Display operating information out COM1.
1052 Notes:
1053 History:
1054 22/06/05 AM - initial creation
1055 \li 11/01/10 AM added grab display
1056 */
1057 char
1058 *vsi_state_str[ST_VSI_MAX] =
1059 {
1060 "UVolt " ,
1061 "Charge ",
1062 "Stop ",
1063 "Ramp ",
1064 "Run ",
1065 "Fault ",
1066 "Error ",
1067 "Init ",
1068 "Cal ",
1069 "Iac ",
1070 "Seq ",
1071 "Cntctr ",
1072 "Start "
1073 };
1074 extern int16
1075 adc_vac_a,
1076 id_targ_adc;
1077
1078 #define HELP_START 31
1079 #define HELP_FINISH (HELP_START+45)
1080
1081 void com_display(Uint16 mode)
1082 {
1083 static Uint16 display_state = 0xFFFF;
1084 int16
1085 fault_state = 0;
1086
1087 // don’t trigger until existing information has printed
1088 if ((mode == 1)&&(display_state > HELP_FINISH))
1089 display_state = 0;
1090 else if (mode == 2) // display help parameters
1091 display_state = HELP_START;
1092 else
1093 display_state++;
1094
1095 if (GrabAvail())
1096 {
1097 GrabDisplay();
1098 display_state = 0;
1099 return;
1100 }
1101
1102 switch (display_state)
1103 {
1104 case 0:
1105 fault_state = vsi_get_status();
1106 puts_COM0("\n");
1107 if (fault_state == -1)
1108 {
1109 puts_COM0("F");
1110 putxx(main_fault_get_reported());
1111 puts_COM0(" ");
1112 }
1113 puts_COM0(vsi_state_str[vsi_get_state()]);
1114 puts_COM0(" Sync:");
1115 putu(in_sync);
1116 break;
1117 case 1:
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1118 if (vsi_get_mode() == VSI_CI)
1119 puts_COM0(" ci");
1120 else if (vsi_get_mode() == VSI_OL)
1121 puts_COM0(" ol");
1122 else
1123 puts_COM0(" cv");
1124
1125 puts_COM0(" Vh:");
1126 putd(vsi_get_vhi());
1127 puts_COM0(" Vac:");
1128 putd(vsi_get_vac(0));
1129 break;
1130 case 2:
1131 if (vsi_get_mode() == VSI_CI)
1132 {
1133 puts_COM0(" Id_r:");
1134 putdbl((double)PARA_READ(P_ID_SET)/10.0,2);
1135 puts_COM0(" Iq_r:");
1136 putdbl((double)PARA_READ(P_IQ_SET)/10.0,2);
1137 }
1138 else if (vsi_get_mode() == VSI_OL)
1139 {
1140 puts_COM0(" Mod_dep:");
1141 putdbl(mod_serial,2);
1142 }
1143 else
1144 {
1145 puts_COM0(" Vh_r:");
1146 putu(PARA_READ(P_VHV_SET));
1147 puts_COM0(" Iq_r:");
1148 putdbl((double)PARA_READ(P_IQ_SET)/10.0,2);
1149 }
1150 break;
1151 case 3:
1152 if (vsi_get_mode() == VSI_CI)
1153 {
1154 puts_COM0(" Id_st:");
1155 putdbl((double)PARA_READ(P_IDSTEP_SET)/10.0,2);
1156 puts_COM0(" Iq_st:");
1157 putdbl((double)PARA_READ(P_IQSTEP_SET)/10.0,2);
1158 }
1159 else if (vsi_get_mode() == VSI_CV)
1160 {
1161 puts_COM0(" Iq_st:");
1162 putdbl((double)PARA_READ(P_IQSTEP_SET)/10.0,2);
1163 }
1164 break;
1165 case 4:
1166 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1167 {
1168 puts_COM0(" St:");
1169 putu(vsi_get_step());
1170 puts_COM0(" AD:");
1171 putu(vsi_get_activedamping());
1172 puts_COM0(" HC:");
1173 putu(vsi_get_harmcomp());
1174 }
1175 if(vsi_get_mode() == VSI_OL)
1176 {
1177 puts_COM0(" SVC:");
1178 putu(vsi_get_svc());
1179 }
1180 break;
1181
1182 // Print Help Screen
1183 case HELP_START:
1184 puts_COM0("\n\ne/E - enable active rectifier switching\n");
1185 break;
1186 case HELP_START+1:
1187 puts_COM0("d/D - disable active rectifier switching\n");
1188 break;
1189 case HELP_START+2:
1190 puts_COM0("F - clear faults\n");
1191 break;
1192 case HELP_START+3:
1193 break;
1194 case HELP_START+4:
1195 break;
1196 case HELP_START+5:
1197 puts_COM0("\nMode Selection:\n");
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1198 break;
1199 case HELP_START+6:
1200 puts_COM0("V - set rectifier mode to constant voltage mode\n");
1201 break;
1202 case HELP_START+7:
1203 puts_COM0("C - set vsi mode to constant current mode\n");
1204 break;
1205 case HELP_START+8:
1206 puts_COM0("X - set vsi mode to open loop mode\n");
1207 break;
1208 case HELP_START+9:
1209 break;
1210 case HELP_START+10:
1211 break;
1212 case HELP_START+11:
1213 puts_COM0("\nIn constant voltage mode:\n");
1214 break;
1215 case HELP_START+12:
1216 puts_COM0("y/b - Increment/Decrement vhi\n");
1217 break;
1218 case HELP_START+13:
1219 puts_COM0("Y/B - Fast Increment/Decrement vhi\n");
1220 break;
1221 case HELP_START+14:
1222 puts_COM0("u/n - increment/decrement iq\n");
1223 break;
1224 case HELP_START+15:
1225 puts_COM0("U/N - fast increment/decrement iq\n");
1226 case HELP_START+16:
1227 break;
1228 case HELP_START+17:
1229 break;
1230 case HELP_START+18:
1231 puts_COM0("\nIn constant current mode:\n");
1232 break;
1233 case HELP_START+19:
1234 puts_COM0("i/m - Increment/Decrement id\n");
1235 break;
1236 case HELP_START+20:
1237 puts_COM0("I/M - Fast Increment/Decrement id\n");
1238 break;
1239 case HELP_START+21:
1240 puts_COM0("u/n - increment/decrement iq\n");
1241 break;
1242 case HELP_START+22:
1243 puts_COM0("U/N - fast increment/decrement iq\n");
1244 break;
1245 case HELP_START+23:
1246 break;
1247 case HELP_START+24:
1248 puts_COM0("\nIn Open Loop Mode:\n");
1249 break;
1250 case HELP_START+25:
1251 puts_COM0("i/m - increment/decrement modulation depth\n");
1252 break;
1253 case HELP_START+26:
1254 puts_COM0("I/M - fast increment/decrement modulation depth\n");
1255 break;
1256 case HELP_START+27:
1257 puts_COM0("u/n - increment/decrement Q_OUT - iq\n");
1258 break;
1259 case HELP_START+28:
1260 puts_COM0("U/N - fast increment/decrement Q_OUT - iq\n");
1261 break;
1262 case HELP_START+29:
1263 break;
1264 case HELP_START+30:
1265 puts_COM0("\nt - main contactor Open\n");
1266 break;
1267 case HELP_START+31:
1268 puts_COM0("T - Main contactor Close\n");
1269 break;
1270 case HELP_START+32:
1271 break;
1272 case HELP_START+33:
1273 puts_COM0("\n6/7 - inc/dec Vdc out Kp\n");
1274 break;
1275 case HELP_START+34:
1276 puts_COM0("^/& - fast inc/dec Vdc out Kp\n");
1277 break;
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1278 case HELP_START+35:
1279 puts_COM0("8/9 - inc/dec Vdc out Ki\n");
1280 break;
1281 case HELP_START+36:
1282 puts_COM0("*/( - fast inc/dec Vdc out Ki\n");
1283 break;
1284 case HELP_START+37:
1285 puts_COM0("0 - display Vdc out PI loop parameters\n");
1286 break;
1287 case HELP_START+38:
1288 break;
1289 case HELP_START+39:
1290 puts_COM0("\ng - start grab\n");
1291 break;
1292 case HELP_START+40:
1293 puts_COM0("G - Grab Clear\n\n");
1294 break;
1295 case HELP_START+41:
1296 puts_COM0("a/A - dec/inc para hack ref\n");
1297 break;
1298 case HELP_START+42:
1299 puts_COM0("z/Z - dec/inc para hack val\n");
1300 break;
1301 case HELP_START+43:
1302 break;
1303 case HELP_START+44:
1304 puts_COM0("h/H - corrupt/rewrite parameter ph_ref\n");
1305 break;
1306 case HELP_START+45:
1307 puts_COM0("? - Print Help Screen\n");
1308 break;
1309 default:
1310 display_state = 0xF000;
1311 }
1312 } /* end com_display */
1313
1314 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1315 /* void com_keyboard
1316 Parameters: none
1317 Returns: nothing
1318 Description: Process characters from COM0.
1319 Notes:
1320
1321 e/E - enable active rectifier switching
1322 d/D - disable active rectifier switching
1323 F - clear faults
1324
1325 X - set vsi mode to open loop mode
1326 V - set rectifier mode to constant voltage mode
1327 C - set vsi mode to constant current mode
1328
1329 t - main contactor Open
1330 T - Main contactor Close
1331
1332 In open loop mode
1333 i/m - increment/decrement modulation depth
1334 I/M - fast increment/decrement modulation depth
1335
1336 In Constant Current Mode
1337 i/m - Increment/Decrement id
1338 I/M - Fast Increment/Decrement id
1339
1340 In Constant Voltage Mode
1341 i/m - Increment/Decrement vhi
1342 I/M - Fast Increment/Decrement vhi
1343
1344 u/n - increment/decrement Q_OUT - iq
1345 U/N - fast increment/decrement Q_OUT - iq
1346
1347 6/7 - inc/dec Vdc out Kp
1348 ^/& - fast inc/dec Vdc out Kp
1349 8/9 - inc/dec Vdc out Ki
1350 * /( - fast inc/dec Vdc out Ki
1351 0 - display Vdc out PI loop parameters
1352
1353 g - start grab
1354 G - stop Grab Interrupt Data
1355
1356 a/A - dec/inc para hack ref
1357 z/Z - dec/inc para hack val
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1358
1359 h - corrupt parameter ph_ref
1360 H - rewrite parameter ph_ref with ph_val
1361
1362 ? - Help screen print
1363
1364 History:
1365 22/06/05 AM - initial creation
1366 29/02/12 PM - Modified for VSI NY
1367 */
1368 void com_keyboard(void)
1369 {
1370 char
1371 c;
1372 if (kbhit_COM0())
1373 {
1374 c = getc_COM0();
1375 switch (c)
1376 {
1377
1378 case ’E’:
1379 case ’e’:
1380 //mc_enable();
1381 vsi_set_vhi(PARA_READ(P_VHV_SET));
1382 vsi_set_id(PARA_READ(P_ID_SET));
1383 vsi_set_iq(iq_mag);
1384 vsi_enable();
1385 puts_COM0("e");
1386 break;
1387 case ’D’:
1388 case ’d’:
1389 vsi_disable();
1390 puts_COM0("d");
1391 break;
1392 case ’F’:
1393 main_fault_reset();
1394 break;
1395 case ’X’:
1396 vsi_set_mode(VSI_OL);
1397 puts_COM0("\nOpen Loop VSI\n");
1398 break;
1399 case ’C’:
1400 vsi_set_mode(VSI_CI);
1401 puts_COM0("\nCurrent Regulated VSI\n");
1402 break;
1403 case ’V’:
1404 vsi_set_mode(VSI_CV);
1405 puts_COM0("\nVoltage Regulated ACREC\n");
1406 break;
1407 case ’i’: //small increase
1408 if (vsi_get_mode() == VSI_OL)
1409 {
1410 if (mod_serial<=2.0)
1411 {
1412 mod_serial+=0.01;
1413 }
1414 else
1415 {
1416 mod_serial=2.0;
1417 }
1418 vsi_set_mod(mod_serial);
1419 }
1420 if (vsi_get_mode() == VSI_CI)
1421 {
1422 para_write_int(P_ID_SET,PARA_READ(P_ID_SET) + 1);
1423 vsi_set_id(PARA_READ(P_ID_SET));
1424 }
1425 if (vsi_get_mode() == VSI_CV)
1426 {
1427 para_write_int(P_VHV_SET,PARA_READ(P_VHV_SET) + 1);
1428 vsi_set_vhi(PARA_READ(P_VHV_SET));
1429 }
1430 break;
1431 case ’I’: //large increase
1432 if (vsi_get_mode() == VSI_OL)
1433 {
1434 if (mod_serial<=2.0)
1435 {
1436 mod_serial+=0.05;
1437 }
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1438 else
1439 {
1440 mod_serial=2.0;
1441 }
1442 vsi_set_mod(mod_serial);
1443
1444 }
1445 if (vsi_get_mode() == VSI_CI)
1446 {
1447 para_write_int(P_ID_SET,PARA_READ(P_ID_SET) + 10);
1448 vsi_set_id(PARA_READ(P_ID_SET));
1449 }
1450 if (vsi_get_mode() == VSI_CV)
1451 {
1452 para_write_int(P_VHV_SET,PARA_READ(P_VHV_SET) + 10);
1453 vsi_set_vhi(PARA_READ(P_VHV_SET));
1454 }
1455 break;
1456 case ’m’: //small decrease
1457 if (vsi_get_mode() == VSI_OL)
1458 {
1459 if (mod_serial>=0.0)
1460 {
1461 mod_serial-=0.01;
1462 }
1463 else
1464 {
1465 mod_serial=0.0;
1466 }
1467 vsi_set_mod(mod_serial);
1468 }
1469
1470 if (vsi_get_mode() == VSI_CI)
1471 {
1472 para_write_int(P_ID_SET,PARA_READ(P_ID_SET) - 1);
1473 vsi_set_id(PARA_READ(P_ID_SET));
1474 }
1475
1476 if (vsi_get_mode() == VSI_CV)
1477 {
1478 para_write_int(P_VHV_SET,PARA_READ(P_VHV_SET) - 1);
1479 vsi_set_vhi(PARA_READ(P_VHV_SET));
1480 }
1481 break;
1482 case ’M’: //large decrease
1483 if (vsi_get_mode() == VSI_OL)
1484 {
1485 if (mod_serial>=0.0)
1486 {
1487 mod_serial-=0.05;
1488 }
1489 else
1490 {
1491 mod_serial=0.0;
1492 }
1493 vsi_set_mod(mod_serial);
1494 }
1495 if (vsi_get_mode() == VSI_CI)
1496 {
1497 para_write_int(P_ID_SET,PARA_READ(P_ID_SET) - 10);
1498 vsi_set_id(PARA_READ(P_ID_SET));
1499 }
1500 if (vsi_get_mode() == VSI_CV)
1501 {
1502 para_write_int(P_VHV_SET,PARA_READ(P_VHV_SET) - 10);
1503 vsi_set_vhi(PARA_READ(P_VHV_SET));
1504 }
1505 break;
1506 //reactive power
1507 case ’u’: //small iq increase
1508 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1509 {
1510 para_write_int(P_IQ_SET,PARA_READ(P_IQ_SET) + 1);
1511 vsi_set_iq(PARA_READ(P_IQ_SET));
1512 }
1513 break;
1514 case ’U’: //large iq increase
1515 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1516 {
1517 para_write_int(P_IQ_SET,PARA_READ(P_IQ_SET) + 10);
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1518 vsi_set_iq(PARA_READ(P_IQ_SET));
1519 }
1520 break;
1521 case ’n’: //small iq decrease
1522 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1523 {
1524 para_write_int(P_IQ_SET,PARA_READ(P_IQ_SET) - 1);
1525 vsi_set_iq(PARA_READ(P_IQ_SET));
1526 }
1527 break;
1528 case ’N’: //large iq decrease
1529 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1530 {
1531 para_write_int(P_IQ_SET,PARA_READ(P_IQ_SET) - 10);
1532 vsi_set_iq(PARA_READ(P_IQ_SET));
1533 }
1534 break;
1535 //reactive current step
1536 case ’o’: //small iq step increase
1537 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1538 {
1539 para_write_int(P_IQSTEP_SET,PARA_READ(P_IQSTEP_SET) + 1);
1540 vsi_set_iqstep(PARA_READ(P_IQSTEP_SET));
1541 }
1542 break;
1543 case ’O’: //large iq step increase
1544 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1545 {
1546 para_write_int(P_IQSTEP_SET,PARA_READ(P_IQSTEP_SET) + 10);
1547 vsi_set_iqstep(PARA_READ(P_IQSTEP_SET));
1548 }
1549 break;
1550 case ’,’: //small iq step decrease
1551 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1552 {
1553 para_write_int(P_IQSTEP_SET,PARA_READ(P_IQSTEP_SET) - 1);
1554 vsi_set_iqstep(PARA_READ(P_IQSTEP_SET));
1555 }
1556 break;
1557 case ’<’: //large iq step decrease
1558 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1559 {
1560 para_write_int(P_IQSTEP_SET,PARA_READ(P_IQSTEP_SET) - 10);
1561 vsi_set_iqstep(PARA_READ(P_IQSTEP_SET));
1562 }
1563 break;
1564 //real current step
1565 case ’p’: //small id step increase
1566 if (vsi_get_mode() == VSI_CI)
1567 {
1568 para_write_int(P_IDSTEP_SET,PARA_READ(P_IDSTEP_SET) + 1);
1569 vsi_set_idstep(PARA_READ(P_IDSTEP_SET));
1570 }
1571 break;
1572 case ’P’: //large id step increase
1573 if (vsi_get_mode() == VSI_CI)
1574 {
1575 para_write_int(P_IDSTEP_SET,PARA_READ(P_IDSTEP_SET) + 10);
1576 vsi_set_idstep(PARA_READ(P_IDSTEP_SET));
1577 }
1578 break;
1579 case ’.’: //small id step decrease
1580 if (vsi_get_mode() == VSI_CI)
1581 {
1582 para_write_int(P_IDSTEP_SET,PARA_READ(P_IDSTEP_SET) - 1);
1583 vsi_set_idstep(PARA_READ(P_IDSTEP_SET));
1584 }
1585 break;
1586 case ’>’: //large id step decrease
1587 if (vsi_get_mode() == VSI_CI)
1588 {
1589 para_write_int(P_IDSTEP_SET,PARA_READ(P_IDSTEP_SET) - 10);
1590 vsi_set_idstep(PARA_READ(P_IDSTEP_SET));
1591 }
1592 break;
1593 // Enable/Disable stepping
1594 case ’+’:
1595 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1596 vsi_set_step(1);
1597 break;
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1598 case ’=’:
1599 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1600 vsi_set_step(0);
1601 break;
1602 // Enable/Disable active damping
1603 case ’9’:
1604 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1605 vsi_set_activedamping(1);
1606 break;
1607 case ’(’:
1608 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1609 vsi_set_activedamping(0);
1610 break;
1611 // Enable/Disable space vector centering (open loop only)
1612 case ’8’:
1613 if (vsi_get_mode() == VSI_OL)
1614 vsi_set_svc(1);
1615 break;
1616 case ’*’:
1617 if (vsi_get_mode() == VSI_OL)
1618 vsi_set_svc(0);
1619 break;
1620 // Enable/Disable harmonic compensators
1621 case ’!’:
1622 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1623 vsi_set_harmcomp(HARMCOMP5);
1624 break;
1625 case ’@’:
1626 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1627 vsi_set_harmcomp(HARMCOMP7);
1628 break;
1629 case ’#’:
1630 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1631 vsi_set_harmcomp(HARMCOMP11);
1632 break;
1633 case ’$’:
1634 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1635 vsi_set_harmcomp(HARMCOMP13);
1636 break;
1637 case ’1’:
1638 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1639 vsi_clear_harmcomp(HARMCOMP5);
1640 break;
1641 case ’2’:
1642 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1643 vsi_clear_harmcomp(HARMCOMP7);
1644 break;
1645 case ’3’:
1646 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1647 vsi_clear_harmcomp(HARMCOMP11);
1648 break;
1649 case ’4’:
1650 if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV))
1651 vsi_clear_harmcomp(HARMCOMP13);
1652 break;
1653 // Main contactor
1654 // case ’t’:
1655 // MAIN_CONTACTOR_OFF();
1656 // break;
1657 // case ’T’:
1658 // MAIN_CONTACTOR_ON();
1659 // break;
1660 case ’g’: // grab interrupt data
1661 GrabRun();
1662 break;
1663 case ’G’: // stop grab interrupt data
1664 GrabStop();
1665 GrabClear();
1666 break;
1667 // case ’a’: // dec para hack ref
1668 // if (ph_ref > 0)
1669 // ph_ref--;
1670 // puts_COM0("\nPH ref = ");
1671 // putu(ph_ref);
1672 // puts_COM0("\n");
1673 // break;
1674 // case ’A’: // inc para hack ref
1675 // if (ph_ref < P_MAX - 1)
1676 // ph_ref++;
1677 // puts_COM0("\nPH ref = ");
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1678 // putu(ph_ref);
1679 // puts_COM0("\n");
1680 // break;
1681 // case ’z’: // dec para hack val
1682 // ph_val--;
1683 // puts_COM0("\nPH val = ");
1684 // putd(ph_val);
1685 // puts_COM0("\n");
1686 // break;
1687 // case ’Z’: // inc para hack val
1688 // ph_val++;
1689 // puts_COM0("\nPH val = ");
1690 // putd(ph_val);
1691 // puts_COM0("\n");
1692 // break;
1693 // case ’h’: // corrupt parameter ph_ref
1694 // para_hack(1,ph_ref,ph_val);
1695 // puts_COM0("\nPH ref = ");
1696 // putd(ph_ref);
1697 // puts_COM0(" corrupted\n");
1698 // break;
1699 // case ’H’: // rewrite parameter ph_val
1700 // para_hack(0,ph_ref,ph_val);
1701 // puts_COM0("\nPH ref = ");
1702 // putd(ph_ref);
1703 // puts_COM0(" rewritten\n");
1704 // break;
1705 case ’?’: // print help information
1706 com_display(2);
1707 break;
1708
1709 case ’[’:
1710 zx_offset += 1000000;
1711 break;
1712 case ’]’:
1713 zx_offset -= 1000000;
1714 break;
1715 }
1716 }
1717 } /* end com_keyboard */
1718
1719
1720 /* ============================================================================
1721 __Interrupts()
1722 ============================================================================ */
1723
1724 /**
1725 This interrupt occurs every millisecond. It sets flags at different intervals
1726 for the background loop to detect for event triggering. It also processes the
1727 watchdog timers.
1728
1729 \author A.McIver
1730 \par History:
1731 \li 22/06/05 AM - initial creation (derived from k:startup.c)
1732 \li 11/01/07 AM - added delay_counter
1733 \li 07/03/07 AM - added timing structure
1734 \li 09/03/07 AM - added watchdog timers
1735 */
1736 #ifndef BUILD_RAM
1737 #pragma CODE_SECTION(isr_cpu_timer0, "ramfuncs");
1738 #endif
1739 interrupt void isr_cpu_timer0(void)
1740 {
1741 static Uint16
1742 i_count = 0,
1743 ii;
1744
1745 for (ii=0; ii<WD_TIMER_MAX; ii++)
1746 {
1747 if (wd_timer[ii] > 0)
1748 wd_timer[ii]--;
1749 }
1750 i_count++;
1751 if (i_count >= 100)
1752 {
1753 i_count = 0;
1754 time.flag.sec0_1 = 1;
1755 }
1756 time.flag.msec = 1;
1757 time.count_msec++;
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1758 if (time.count_msec >= 1000)
1759 {
1760 time.count_msec = 0;
1761 time.flag.sec = 1;
1762 }
1763
1764 // Acknowledge this interrupt to receive more interrupts from group 1
1765 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
1766 } /* end isr_cpu_timer0 */
1767
1768
1769 /* ============================================================================
1770 __Grab_Code()
1771 ============================================================================ */
1772
1773 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1774 /* Initialise the grab data storage array */
1775 void GrabInit(void)
1776 {
1777 int i,j;
1778 grab_index = 0;
1779 grab_mode = GRAB_STOPPED;
1780 /* clear the grab array */
1781 for (i=0; i<GRAB_LENGTH; i++)
1782 for (j=0; j<GRAB_WIDTH; j++)
1783 grab_array[i][j] = 0;
1784 /* end for i */
1785 /* end for j */
1786 grab_mode = GRAB_IDLE;
1787 grab_dec = 0;
1788 } /* end GrabInit */
1789
1790
1791 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1792 /* Display the grabbed data for file storage
1793 mode == 1 prints the header, else prints a line of grabbed data
1794 starts from grab_index and continues on. */
1795 void GrabDisplay(void)
1796 {
1797 int j;
1798 static int skip = 0;
1799
1800 if (grab_mode == GRAB_STOPPED)
1801 {
1802 puts_COM0("\n\ni\t");
1803 for (j=0; j<GRAB_WIDTH; j++)
1804 {
1805 putd(j);
1806 puts_COM0("\t");
1807 }
1808 puts_COM0("\n");
1809 grab_mode = GRAB_SHOW;
1810 grab_index = 0;
1811 }
1812 else if (grab_mode == GRAB_SHOW)
1813 {
1814 if (skip == 0)
1815 {
1816 skip = 1;
1817
1818 putd(grab_index);
1819 puts_COM0("\t");
1820
1821 for (j=0; j<GRAB_WIDTH; j++)
1822 {
1823 #ifdef GRAB_SHORT
1824 putd(grab_array[grab_index][j]);
1825 #endif
1826 #ifdef GRAB_LONG
1827 putl(grab_array[grab_index][j]);
1828 #endif
1829 #ifdef GRAB_DOUBLE
1830 putdbl(grab_array[grab_index][j],4);
1831 #endif
1832 puts_COM0("\t");
1833 }
1834 puts_COM0("\n");
1835 grab_index++;
1836 if (grab_index >= GRAB_LENGTH)
1837 {
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1838 grab_mode = GRAB_IDLE;
1839 puts_COM0("\n");
1840 }
1841 }
1842 else
1843 {
1844 skip = 0;
1845 }
1846 }
1847 } /* end GrabDisplay */
1848
1849
1850 /* =========================================================================
1851 __Test_Code()
1852 ============================================================================ */
1853
1854
1855 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1856 /**
1857 This function writes data to the flash to corrupt or alter parameters. It is
1858 a hack for testing the parameter storage code.
1859
1860 \author A.McIver
1861 \par History:
1862 \li 09/01/09 AM - initial creation
1863
1864 \param[in] type Sets the type of write: 0 for a new value, 1 for a corrupt value
1865 \param[in] ref The internal reference for the parameter to write to
1866 \param[in] val The new value to write
1867 */
1868 void para_hack(Uint16 type, Uint16 ref, int16 val)
1869 {
1870 Uint16
1871 data[6];
1872
1873 data[0] = (unsigned char)(val&0x00FF);
1874 data[2] = data[0];
1875 data[4] = data[0];
1876 data[1] = (unsigned char)(val>>8);
1877 data[3] = data[1];
1878 data[5] = data[1];
1879
1880 if (type != 0)
1881 {
1882 data[2] = (~data[2])&0x00FF;
1883 data[4] = data[0] + 1;
1884 }
1885 sf_write_buffer(256, data, 6);
1886
1887 sf_write_page(ref);
1888 } /* end para_hack */
1889
1890
1891 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
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A.2.3 vsi.h
1 /**
2 \file vsi.h
3 \brief ny5kW (inverter configuration stage) using the CPT-E13
4
5 \par Developed By:
6 Creative Power Technologies, (C) Copyright 2011
7 \author A. McIver
8 \par History:
9 \li 01/05/07 DGH - derived from ele2.5kva/code/latest/cfpp.h
10 \li 25/07/07 AM - added fault definitions
11 \li 04/10/07 AM - updated documentation
12 \li 11/04/08 PM - Ported to 30kW battery charger
13 \li 16/04/09 PM - Release as V1.05
14 \li 02/02/10 PM - Started Port to new version of 30kW BC - 30kW2
15 \li 17/03/11 PM - Started Port to NY 5kW Active Rectifier
16 \li 15/05/12 PM - Updated comments to preen and correct
17 \li 26/05/12 SP - Begin convertion to LCL active rectifier
18 */
19
20 /* ============================================================================
21 __Definitions()
22 ============================================================================ */
23
24 /** @name Active Rectifier operating states */
25 //@{
26 #define ST_VSI_UV 0 ///< AC under voltage wait
27 #define ST_VSI_CHARGE 1 ///< Vhi DC bus is charging
28 #define ST_VSI_STOP 2 ///< rectifier is waiting for start signal
29 #define ST_VSI_RAMP 3 ///< rectifier is ramping up to target output
30 #define ST_VSI_RUN 4 ///< rectifier is operating normally
31 #define ST_VSI_FAULT 5 ///< rectifier is in a fault condition
32 #define ST_VSI_ERROR 6 ///< rectifier is in an unknown condition
33 #define ST_VSI_INIT 7 ///< rectifier is in initialization state
34 #define ST_VSI_CAL 8 ///< rectifier is in calibration state
35 #define ST_VSI_CAL_IAC 9 ///< rectifier is in calibrate Iac state
36 #define ST_VSI_SEQ 10 ///< rectifier is in check phase sequence state
37 #define ST_VSI_CNTCR 11 ///< rectifier is in contactor close state
38 #define ST_VSI_START 12 ///< rectifier is in VSI start State
39 #define ST_VSI_MAX 13 ///< array bound
40
41 //@}
42
43 /** @name Active Rectifier Operating Modes */
44 //@{
45 #define VSI_CV 0 ///< constant voltage mode
46 #define VSI_OL 1 ///< open loop mode
47 #define VSI_CI 2 ///< Current Regulated
48 //@}
49
50 /** @name Harmonic compensator bit flags */
51 //@{
52 #define HARMCOMP3 0x01
53 #define HARMCOMP5 0x02
54 #define HARMCOMP7 0x04
55 #define HARMCOMP11 0x08
56 #define HARMCOMP13 0x10
57 //@}
58 /* =========================================================================
59 __Function_Prototypes()
60 ============================================================================ */
61
62 /// VSI state machine
63 void vsi_state_machine(void);
64
65 /// Enable vsi switching (assuming no faults).
66 void vsi_enable(void);
67
68 /// Disable active rectifier switching.
69 void vsi_disable(void);
70
71 /// Set the operating mode for the vsi
72 void vsi_set_mode(Uint16 mode);
73
74 /// Returns the operating mode for the active rectifer
75 Uint16 vsi_get_mode(void);
76
77 /// Check for faults. Returns 0 for stopped, 1 for running, -1 for faulted.
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78 int16 vsi_get_status(void);
79
80 /// Checks the slow speed faults
81 Uint32 vsi_check_fault(void);
82
83 /// Returns the operating state of the vsi state machine
84 Uint16 vsi_get_state(void);
85
86
87 /// Set the target d & q axis AC current for open loop operation
88 void vsi_set_id(int16 id);
89 void vsi_set_iq(int16 iq);
90 void vsi_set_idstep(int16 idst);
91 void vsi_set_iqstep(int16 iqst);
92
93 /// Set the target Vhi DC bus voltage
94 void vsi_set_vhi(Uint16 v);
95
96 /// Set the target modulation depth
97 void vsi_set_mod(double mod);
98
99 /// Set the step change flag for testing
100 void vsi_set_step(Uint16 stepp);
101
102 /// Enable/Disable active damping
103 void vsi_set_activedamping(Uint16 add);
104
105 /// Enable/Disable space vector centering (open loop)
106 void vsi_set_svc(Uint16 svce);
107
108 /// Enable/Disable harmonic compensators
109 void vsi_set_harmcomp(Uint16 hc);
110 void vsi_clear_harmcomp(Uint16 hc);
111 Uint16 vsi_get_harmcomp(void);
112
113 /// Returns the target AC current
114 double vsi_get_iac_ref(void);
115
116 /** @name Measurement retrieval functions */
117 //@{
118 Uint16 vsi_get_vhi(void); ///< returns Vdc in Volts
119 Uint16 vsi_get_vhi_mid(void); ///< returns bus mid point in Volts
120 Uint16 vsi_get_vac(Uint16 phase); ///< returns Vrms in Volts
121 Uint16 vsi_get_iac(Uint16 phase); ///< returns Arms in tenths of an Amp
122 int16 vsi_get_p(void); ///< returns output real power in W
123 int16 vsi_get_q(void); ///< returns output reactive power in VAr
124 Uint16 vsi_get_va(void); ///< returns output VA in VA
125 Uint16 vsi_get_pf(void); ///< returns output power factor in hundredths
126 Uint16 vsi_get_step(void); ///< returns if stepping or not
127 Uint16 vsi_get_activedamping(void);
128 Uint16 vsi_get_svc(void);
129
130 //@}
131
132
133 /* ============================================================================
134 __Typedefs()
135 ============================================================================ */
136
137 /// ADC channel type
138 /** This structure hold variables relating to a single ADC channel. These
139 variables are used for filtering, averaging, and scaling of this analog
140 quantity. */
141 typedef struct
142 {
143 int16
144 raw, ///< raw ADC result from last sampling
145 filt, ///< decaying average fast filter of raw data
146 fixed;
147 int32
148 rms_sum, ///< interrupt level sum of data
149 rms_sum_bak, ///< background copy of sum for averaging
150 dc_sum, ///< interrupt level sum
151 dc_sum_bak; ///< background copy of sum for processing
152 double
153 real; ///< background averaged and scaled measurement
154 } type_adc_ch;
155
156
157 typedef struct
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158 {
159 int16
160 raw_hi, ///< raw ADC result from last hi sampling
161 raw_lo, ///< raw ADC result from last lo sampling
162 filt, ///< decaying average fast filter of raw data
163 filt_fixed;
164 int32
165 rms_sum, ///< interrupt level sum of data
166 rms_sum_bak, ///< background copy of sum for averaging
167 dc_sum, ///< interrupt level sum
168 dc_sum_bak; ///< background copy of sum for processing
169 double
170 real; ///< background averaged and scaled measurement
171 } type_adc_ch_hl;
172
173
174 /* =========================================================================
175 __ADC_Storage_Type()
176 ============================================================================ */
177 /// ADC storage type
178 /** This structure holds all the analog channels and some related variables
179 for the averaging and other processing of the analog inputs. There are also
180 virtual channels for quantities directly calculated from the analog inputs.
181
182 There are two separate RMS calculations. The output AC currents are calculated
183 every fundamental cycle based on the VSI phase variable. The input AC voltages
184 are calculated every 0.2 seconds (~10 fundamental cycles). This is because the
185 input AC is not synchronous with the VSI. The maximum error over 10 cycles is
186 +/-2.5%. The DC bus voltage and output DC voltage and current and power are
187 also calculated at this rate. */
188 typedef struct
189 {
190 Uint16
191 count_cal, ///< counter for low speed calibration summation
192 count_rms, ///< counter for full fund. period for RMS calculations
193 count_rms_bak, ///< background copy of RMS counter
194 count_rms_in, ///< counter for input RMS calculations
195 flag_cal, ///< flag set to trigger background calibration averaging
196 flag_rms, ///< flag set to trigger background RMS averaging
197 flag_rms_in; ///< flag set to trigger background RMS averaging
198 int16
199 iac2_a_dc, ///< Iac2 A phase dc offset in ADC counts
200 iac2_b_dc, ///< Iac2 B phase dc offset in ADC counts
201 iac1_a_dc, ///< Iac1 A phase dc offset in ADC counts
202 iac1_b_dc, ///< Iac1 B phase dc offset in ADC counts
203 iac1_c_dc;
204 type_adc_ch_hl
205 vhi, ///< DC intermediate (input) voltage
206 vhi2,
207 vhi_mid, ///< DC intermediate (input) midpoint voltage
208 vac_ac, ///< meas line to line AC input voltage
209 vac_bc; ///< meas line to line AC input voltage
210 type_adc_ch
211 vac_ab, ///< calc line to line AC input voltage
212 iac2_a, ///< A phase AC grid current
213 iac2_b, ///< B phase AC grid current
214 p_total, ///< total real power calculation
215 q_total, ///< total reactive power calculation
216 iac1_a, ///< A phase AC vsi current
217 iac1_b, ///< B phase AC vsi current
218 iac1_c, ///< C phase AC vsi current
219 yHA, ///< bank A high reference
220 yLA, ///< bank A low reference
221 yHB, ///< bank B high reference
222 yLB; ///< bank B low reference
223 double
224 p_va; ///< total apparent power calculation
225 } type_adc;
226
227
228 /// Control loop type
229 /** This structure holds variables relating to a PI control loop. */
230 typedef struct
231 {
232 int16
233 ref_adc, ///< reference quantity set by background in ADC counts
234 targ_adc, ///< target set by ramp or other control in ADC counts
235 targ_fixed,
236 err, ///< error in ADC counts
237 Kp, ///< proportional gain
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238 Ki; ///< integral gain
239 Uint16
240 overflow, ///< flag set if output overflows
241 underflow; ///< flag set if output underflows
242 int32
243 err_prop, ///< proportional error term
244 err_int, ///< integral error term
245 err_int_sum; ///< summation of integral error term
246 } type_pi_control;
247
248 /// Control loop type
249 /** This structure holds variables relating to a PR control loop. */
250 typedef struct
251 {
252 int32
253 alpha0,
254 alpha1,
255 alpha2,
256 beta0,
257 beta1,
258 beta2,
259 s0,
260 s1,
261 s2,
262 y0;
263 } type_pr_coeff;
264
265 typedef struct
266 {
267 int16
268 ref_adc,
269 targ_adc,
270 targ_fixed,
271 Kp,
272 shift;
273 int32
274 err,
275 err_res,
276 prop;
277 type_pr_coeff
278 fund,
279 thir,
280 fif,
281 sev,
282 elev,
283 teen3;
284 } type_pr_control;
285
286 typedef struct
287 {
288 int32
289 targ_fixed,
290 err,
291 K;
292 } type_p_control;
293
294 /* =========================================================================
295 __Exported_Variables()
296 ============================================================================ */
297
298 extern type_pi_control
299 vhi;
300
301 extern type_pr_control
302 iac2_a, iac2_b;
303
304 extern type_p_control
305 iacc_a, iacc_b;
306
307 extern Uint16
308 ZX_seen,
309 in_sync,
310 ZX_in_sync,
311 ZX_state,
312 ZX_count,
313 ZX_cycles,
314 ZX_sum;
315
316 extern Uint32
317 phase_step;
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318
319 extern int16
320 ZX_time;
321
322 extern int32
323 zx_offset,
324 ZX_time_phase,
325 ZX_phase_scale,
326 ZX_phase_err,
327 ZX_err_sum;
328
329
330 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
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A.2.4 vsi.c
1 /**
2 \brief ele30kW2 (battery charger) using the CPT-E01
3
4 The battery charger operation is split into two separate parts; the active
5 rectifier and the phase shifted square wave DC-DC converter (PSSW). During
6 development, the two sub-systems were run independently, but in normal
7 operation, the PSSW only runs once the rectifier is running.
8
9 The active rectifier can run in current mode, following an AC current
10 reference, or voltage mode, running an outer DC bus (Vhi) voltage control loop
11 that produces a demanded AC current. The AC current regulator is a P+resonant
12 controller.
13
14 The PSSW can run in one of three modes; open loop, constant current, and
15 constant voltage. There is an inner current loop with an outer voltage loop so
16 that the demanded current is always limited.
17
18 Open loop mode runs a basic PSSW with the reference setting the PSSW phase
19 shift. There is no closed loop control. This is provided for testing the
20 hardware and low level software.
21
22 In the constant current mode the current reference is set by the background
23 code. A PI loop provides closed loop regulation of the output DC current to
24 follow the reference by setting the PSSW phase shift. On start up, the output
25 current target ramps up from zero to the reference set by the background.
26
27 In the constant voltage mode the voltage reference is set by the background
28 code. A PI loop provides closed loop regulation of the output DC voltage by
29 setting the target current for the inner control loop. On start up, the output
30 voltage target ramps up from the present output voltage due to the battery to
31 the reference set by the background.
32
33 \par Developed By:
34 Creative Power Technologies, (C) Copyright 2010
35 \author G. Holmes
36 \author A. McIver
37 \par History:
38 \li 01/05/07 DGH - derived from ele2.5kva/code/latest/cfpp.c
39 \li 04/10/07 AM - updated documentation
40 \li 14/11/07 PM - Modified ac trip current to 130A - this included changing
41 circuit board resistors R29,R39,R40 to 3k9
42 \li 09/04/08 PM - Ported to 30kW Battery Charger
43 \li 16/04/09 PM - Release as V1.05
44 \li 01/05/09 PM - Changed deadtime to 2.56us
45 \li 01/05/09 PM - Changed deadtime to 1.92us
46 \li 04/05/09 PM - Changed deadtime to 1.49us
47 \li 25/05/09 PM - Changed deadtime back to 2.56us after failure in testing
48 \li 10/11/09 AM - Added DIP switch 1 disable check to earth fault detection
49 \li 11/11/09 AM - Added Iac O/C event restart rather than inst. trip
50 \li 22/12/09 AM - Removed Iac O/C event restart
51 \li 02/02/10 PM - Started Port to new version of 30kW BC - 30kW2
52 \li 25/08/10 PM - changed include file for lib_e01 to new structure
53 \li 17/03/11 PM - Started Port to NY 5kW Active Rectifier
54 \li 15/05/12 PM - Lint clean to remove unreferenced bits
55 \li 26/05/12 SP - Begin convertion to LCL active rectifier
56 */
57
58
59 // compiler standard include files
60 #include <math.h>
61
62 // processor standard include files
63 #include <DSP281x_Device.h>
64 #include <bios0.h>
65
66 // common project include files
67
68 // local include files
69 #include "main.h"
70 #include "vsi.h"
71 #include "conio.h"
72 #include "para.h"
73 #include "para_v.h"
74 // board standard include files
75 #include <lib_da2810.h>
76 #include "lib_e13_ny_5kW_vsi.h"
77
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78
79 /* ============================================================================
80 __Definitions()
81 ============================================================================ */
82
83 #define __SQRT2 1.414213562
84 #define __SQRT3 1.732050808
85 #define __PI 3.141592653
86 #define TWO29 536870912 // 2^29
87 #define TWO28 268435456 // 2^28
88
89 // make sure that PERIOD is even so PERIOD_2 is an integer
90 #define PERIOD_2 ((Uint16)(HSPCLK/SW_FREQ/4.0))
91 #define PERIOD (2*PERIOD_2)
92 /// Max modulation demand before pulse drop
93 #define MAX_TIME (signed int)(PERIOD_2-6)
94 /// System switching frequency
95 #define FSW_VSI (HSPCLK/PERIOD/2)
96 /// Interrupt frequency
97 #define FINT_VSI (2.0*FSW_VSI)
98
99 // Other modulation definitions
100 #define POS_SAT 1
101 #define NEG_SAT -1
102 #define NOT_SAT 0
103
104 // Initial modulation values fsw=5kHz
105 //// pos phase sequence
106 //#define TA_INIT_POS ((int16)PERIOD_2-(int16)1153)
107 //#define TB_INIT_POS ((int16)PERIOD_2-(int16)13643)
108 //#define TC_INIT_POS ((int16)PERIOD_2-(int16)13848)
109 //// neg phase sequence
110 //#define TA_INIT_NEG ((int16)PERIOD_2-(int16)1139)
111 //#define TB_INIT_NEG ((int16)PERIOD_2-(int16)13862)
112 //#define TC_INIT_NEG ((int16)PERIOD_2-(int16)13616)
113 // Initial modulation values fsw=10kHz
114 // pos phase sequence
115 #define TA_INIT_POS ((int16)PERIOD_2-(int16)772)
116 #define TB_INIT_POS ((int16)PERIOD_2-(int16)6727)
117 #define TC_INIT_POS ((int16)PERIOD_2-(int16)6430)
118 // neg phase sequence
119 #define TA_INIT_NEG ((int16)PERIOD_2-(int16)772)
120 #define TB_INIT_NEG ((int16)PERIOD_2-(int16)6727)
121 #define TC_INIT_NEG ((int16)PERIOD_2-(int16)6430)
122
123 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
124
125 /// ADC averaging time
126 #define ADC_CAL_TIME 0.5 // seconds
127 #define ADC_COUNT_CAL (Uint16)(ADC_CAL_TIME * FINT_VSI)
128
129 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
130 /// input RMS scaling
131 #define ADC_RMS_PS 1
132 #define ADC_DC_IN_PS 4
133
134 #define DC_IN_TIME 0.2 // seconds
135 #define COUNT_DC_IN (Uint16)(DC_IN_TIME * FINT_VSI)
136
137 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
138 /// Calibration modes
139 #define CAL_INIT 0
140 #define CAL_AVG 1
141 #define CAL_DONE 2
142
143 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
144 // Fault thresholds
145
146 /// instantaneous input AC overcurrent trip point
147 #define TRIP_IAC_OC 20.0 // Amps
148 #define VSI_TRIP_IAC_OC (int16)(TRIP_IAC_OC/ADC_IPH_SC) // counts
149
150 /// input AC voltage trip limits
151 #if _DEBUG==1
152 #define TRIP_VAC_MIN 0.0 // Volts
153 #else
154 #define TRIP_VAC_MIN 338.0 // Volts
155 #endif
156 #define TRIP_VAC_MAX 482.0 // Volts
157
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158 /// input AC hysteresis
159 #define TRIP_VAC_HYST 5 // Volts
160
161 /// Input voltage loss of phase
162 #define AC_DIFF_LIM 0.7
163 #define AC_DIFF_MIN 50.0 // Vl-l
164
165 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
166 /// minimum starting voltage
167 #if _DEBUG==1
168 #define VDC_START 10//(TRIP_VAC_MIN*1.35 - 20) // Volts
169 #else
170 #define VDC_START (TRIP_VAC_MIN*1.35 - 20) // Volts
171 #endif
172 #define VSI_VDC_START (int16)(VDC_START/ADC_VDC_SC) // counts
173
174 #define VAC_MIN_CLOSE TRIP_VAC_MIN // volts
175
176 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
177 //Start up Delays
178
179 /// Delay in stop state before starting
180 #define START_DELAY 1000 // msec
181 /// Delay in cal state before starting
182 #define CAL_DELAY 3000 // msec
183 /// Time for DC bus to soft charge
184 #define SOFT_CHARGE_TIME 10000 // msec
185
186 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
187 // VSI active rectifier definitions
188
189 /* the phase is scaled so that one fundamental is 65536 counts. */
190 #define PHASE_STEP_SC (4294967296.0/SW_FREQ/2.0)
191 #define PHASE_STEP (Uint32)(PHASE_STEP_SC*F_FREQ)
192
193 /// phase angle between A and B phase for positive sequence
194 #define PHASE_120_POS (Uint32)(4294967296.0/3.0 + 0.5)
195 /// phase angle between A and B phase for negative sequence
196 #define PHASE_120_NEG (Uint32)(4294967296.0/3.0*2.0 + 0.5)
197 //30 degree offset for line-line measurement
198 #define PHASE_30 (Uint32)(4294967296.0/12.0 + 0.5)
199 //90 degree offset for reactive power
200 #define PHASE_90 (Uint32)(4294967296.0/4.0 + 0.5)
201
202 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
203 // Outer loop current control definitions
204 /// AC current ramp step size (in Arms) must be >= 0.1
205 #define STEP_IAC 0.1
206 #define STEP_IAC_ADC ((int16)(STEP_IAC / ADC_IPH_SC))
207
208 // Fixed point scalling definitions
209 #define LARGE_Q 5
210 #define LARGE_Q_SCALE 32.0
211 #define LARGE_Q_ROUND 16
212
213 #define FIXED_Q 10
214 #define FIXED_Q_SCALE 1024.0
215 #define FIXED_Q_ROUND 512
216
217 #define SMALL_Q 13
218 #define SMALL_Q_SCALE 8192.0
219 #define SMALL_Q_ROUND 4096
220
221 #define ADC_IAC_SC_FIXED ((int32)(ADC_IAC_SC*SMALL_Q_SCALE))
222 #define ADC_VDC_SC_FIXED ((int32)(ADC_VDC_SC*SMALL_Q_SCALE))
223
224 #define PROP_SHIFT_PR 1
225
226 // Delta operator definitions
227 #define DELTA_Q 5
228 #define DELTA_ROUND 16
229 #define ALPHA0_Q 19
230 #define ALPHA0_ROUND 262144
231
232 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
233 // Inner loop current control definitions
234
235 #define STEP_TIMER 20000
236
237 /// Initial fundemental resonant controller states when startup occurs at backEMF phase A peak
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238 // Positive sequence
239 #define S1A_POS -94935
240 #define S2A_POS 4068
241 #define S1B_POS 48650
242 #define S2B_POS 161664
243 // Negative sequence
244 #define S1A_NEG -94983
245 #define S2A_NEG 1095
246 #define S1B_NEG 47629
247 #define S2B_NEG -164334
248
249 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
250 // Inner loop DC bus compensation definitions
251 #define MIN_VDC_COMP 60.0 // V
252 #define MIN_VDC_COMP_FIXED (int16)(MIN_VDC_COMP*LARGE_Q_SCALE)
253
254 #define VHI_NOM_FIXED (int32)(VHI_NOM*LARGE_Q_SCALE*FIXED_Q_SCALE)
255
256 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
257 // Vhi DC bus Voltage Control Definitions
258
259 /// DC bus voltage ramp step size (in V)
260 #define STEP_VHI 0.1
261 #define STEP_VHI_ADC ((int16)(STEP_VHI / ADC_VDC_SC + 1))
262
263 /// Maximum demanded AC current
264 #define IAC_MAX_AMPS (1.3*IAC_NOM)
265 #define IAC_MAX ((int16)(__SQRT2*IAC_MAX_AMPS / ADC_IPH_SC))
266 #define IAC_MAX_FIXED (int32)(__SQRT2*IAC_MAX_AMPS*FIXED_Q_SCALE)
267
268 #define P_SHIFT_VHI 8
269 #define I_SHIFT_VHI 18
270
271 /// Vhi over shoot limit where current clamp activates
272 #define VHI_OS_LIM_SET ((int16)(20.0 / ADC_VDC_SC + 1))
273 /// Vhi over shoot limit where current clamp de-activates
274 #define VHI_OS_LIM_CLEAR ((int16)(10.0 / ADC_VDC_SC + 1))
275
276 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
277 /* Zero crossing states */
278 #define ZX_LOST 0 ///< No idea of anything
279 #define ZX_EST 1 ///< Initial fundamental frequency estimation
280 #define ZX_SYNC 2 ///< nudges the phase to stay synchronised
281 #define ZX_FREQ 3 ///< nudges the freq (phase_step) for persistent err
282 #define ZX_LOCK 4 ///< tests to see if system is locked into sync
283 #define ZX_MISC 5 ///< load levelling calculation state
284
285 /* Zero crossing constants */
286 /* Sync lost if no ZX in ~3.5 cycles */
287 #define ZX_MAX_COUNT ((Uint16)(3.5*FINT_VSI/F_FREQ)) // 1050
288 #define ZX_CYCLE_AVG 64 /* Number of cycles for frequency estimate */
289 #define ZX_SYNC_LIMIT 10 /* Number of cycles in sync */
290 #define ZX_BIG_ERR (400*65536) /* ~2.2 degrees */
291 #define ZX_PHASE_ERR (3600*65536) // ~20 degrees - maximum sync phase error
292 #define ZX_FREQ_ERR (100*65536) // Persistent phase error for freq change
293 #define ZX_FREQ_ERR_BIG (200*65536) // Persistent phase error for freq change
294 /* ZX Offset for the following conditions
295 Sample Rate: 10kHz
296 Voltage: 415Vll
297 0deg at: rising edge zero crossing of phase A (sine) */
298 //#define ZX_OFFSET_POS -1708019968 // trim phase for +ve phase seq
299 //#define ZX_OFFSET_NEG 1865869376 // trim phase for -ve phase seq
300 /* ZX Offset for the following conditions
301 Sample Rate: 20kHz
302 Voltage: 415Vll
303 0deg at: rising edge zero crossing of phase A (sine) */
304 #define ZX_OFFSET_POS -1708019968 // trim phase for +ve phase seq
305 #define ZX_OFFSET_NEG 1865869376 // trim phase for -ve phase seq
306
307 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
308
309 /// delay between phase sequence tests
310 #define SEQ_DELAY 100 // ms
311
312 /// phase sequence states
313 #define SEQ_INIT 0
314 #define SEQ_WAIT_NEG 1
315 #define SEQ_WAIT_ZX 2
316 #define SEQ_WAIT 3
317 #define SEQ_DONE 4
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318
319 /// actual phase sequence
320 #define POS_SEQ 1
321 #define NEG_SEQ 0
322
323 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
324
325 /// initial condition startup states
326 #define IC_WAIT 0
327 #define IC_PEAK 1
328 #define IC_RUN 2
329
330 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
331
332 /// Heat sink over temperature debounce threshold
333 #define OT_COUNT_LIM 100
334 /// Emergency stop debounce threshold
335 #define ES_COUNT_LIM 10
336 /// Contactor fail count limit
337 #define CF_COUNT_LIM 200
338
339 /* ============================================================================
340 __Macros()
341 ============================================================================ */
342
343 #define VSI_FAST_STOP() { EvaRegs.ACTRA.all = 0x0000; \
344 EvbRegs.ACTRB.all = 0x0000; \
345 is_vsi_switching = 0; \
346 ic_state = IC_WAIT; }
347
348 #define VSI_ENABLE() { EvaRegs.ACTRA.all = 0x0006; \
349 EvbRegs.ACTRB.all = 0x0066; }
350
351 // extracts the low 16 bits from a 32 bit number for grabbing
352 #define LOW16(_val_) ((int16)(_val_&0x0000FFFF))
353
354 // extracts the high 16 bits from a 32 bit number for grabbing
355 #define HIGH16(_val_) ((int16)(_val_>>16))
356
357 /* ============================================================================
358 __Variables()
359 ============================================================================ */
360
361 /// state machine level variables
362 Uint16
363 flag_step = 0, ///< flag set to allow step changes in the reference
364 is_vsi_switching = 0, // flag set if VSI switching is active
365 op_mode_vsi = VSI_CV; // operating mode of the VSI
366
367 /** @name PWM interrupt variables */
368 //@{
369 Uint16
370 timer1_dir,
371 timer3_dir;
372
373 // Boot ROM sine table starts at 0x003ff000 and has 641 entries of 32 bit sine
374 // values making up one and a quarter periods (plus one entry). For 16 bit
375 // values, use just the high word of the 32 bit entry. Peak value is 0x40000000
376 int16
377 *sin_table = (int16 *)0x003FF000, // pointer to sine table in boot ROM
378 *cos_table = (int16 *)0x003FF100, // pointer to cos table in boot ROM
379 phase_offset; ///< round off amount from sine lookup
380 int16
381 val_diff, ///< interpolation temp variable
382 val_lo, ///< interpolation temp variable
383 sin_val_a, sin_val_b, ///< interpolated sine table value
384 cos_val_a, cos_val_b;
385 Uint16
386 index, ///< index into sine look-up table (phase >> 22)
387 cos_peak; ///< peak of quadrature/cosine current only
388
389 Uint16
390 vsi_en_outputs = 0, ///< trigger to turn on vsi outputs
391 active_damping = 1, ///< state of active damping
392 harm_comp = 0, /// state of harmonic compensators
393 svc_enable=1;
394
395 Uint32
396 phase_a = 0, phase_b = 0, phase_a_zx = 0, ///< running phase angle (2^32 == 360degrees)
397 phase_120 = PHASE_120_POS; ///< angle between A and B phases
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398
399 int16
400 fixed_vdc_comp, ///< clamped measured dc voltage for DC bus comp
401 vdc_comp, ///< DC bus comp term
402 t_a, t_b, t_c, t_cm, ///< switching times
403 V_Asat = 0, V_Bsat = 0, V_Csat = 0, V_Dsat = 0,
404 V_Asat_prev = 0, V_Bsat_prev = 0, V_Csat_prev = 0,
405 t_off, ///< 3rd harmonic offset
406 adc_vac_a, ///< inst. demanded A phase voltage from PI loop
407 adc_vac_b, ///< inst. demanded B phase voltage from PI loop
408 adc_vac_cm,
409 iac_lim_adc = IAC_MAX, ///< upper demanded current limit in iac peak ADC
410 id_ref_adc = 0, ///< background real reference in iac ADC counts
411 iq_ref_adc = 0, ///< background reactive reference in iac ADC counts
412 id_step_ref_adc = 0, ///< background real reference in iac ADC counts
413 iq_step_ref_adc = 0, ///< background reactive reference in iac ADC counts
414 id_targ_adc, ///< demanded real current in iac peak ADC
415 iq_targ_adc, ///< demanded reactive current in iac peak ADC
416 iq_targ_fixed,
417 id_step_targ_adc = 0,
418 iq_step_targ_adc = 0,
419 id_total_targ_fixed = 0,
420 iq_total_targ_fixed = 0,
421 iacc_a_fixed, iacc_b_fixed,
422 icm_fixed = 0;
423
424 int32
425 id_targ_fixed;
426
427 Uint16
428 step_count = 0, ///< minimum time between reference steps
429 step_current = 0;
430
431 int32
432 vhi_comp_fixed;
433 //@}
434
435 /** @name Control Loop Variables */
436 //@{
437
438 /// Open loop control variables
439
440 int32
441 mod_vsi_period = 0; //for OL modulation
442
443 /// Outer bus voltage loop variables
444 type_pi_control
445 vhi =
446 {
447 0, // ref_adc
448 0, // targ_adc
449 0, // targ_fixed
450 0, // err
451 (int16)(KP_VHI*(FIXED_Q_SCALE/LARGE_Q_SCALE)*(1L<<P_SHIFT_VHI)), // Kp
452 (int16)(1.0/FINT_VSI/TINT_VHI*(1L<<I_SHIFT_VHI)), // Ki
453 0, // overflow
454 0, // underflow
455 0L, // err_int
456 0L // err_int_sum
457 }; ///< Vhi DC bus control loop
458 //@}
459
460 /// Outer P+Resonant current loop variables
461 type_pr_control
462 iac2_a =
463 {
464 0, // ref_adc
465 0, // targ_adc
466 0, // targ_fixed
467 (int16)((SMALL_Q_SCALE*(double)KP_OUTER)*(double)(1<<PROP_SHIFT_PR)), // Kp
468 PROP_SHIFT_PR, // shift
469 0, // err
470 0, // err_res
471 0, // prop
472 { 0, // alpha0
473 0, // alpha1
474 0, // alpha2
475 0, // beta0
476 0, // beta1
477 0, // beta2
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478 0, // s0
479 0, // s1
480 0, // s2
481 0 // y0
482 }, // fund
483 { 0,0,0,0,0,0,0,0,0,0 }, // thir
484 { 0,0,0,0,0,0,0,0,0,0 }, // fif
485 { 0,0,0,0,0,0,0,0,0,0 }, // sev
486 { 0,0,0,0,0,0,0,0,0,0 }, // elev
487 { 0,0,0,0,0,0,0,0,0,0 } // teen3
488 },
489 iac2_b =
490 {
491 0, // ref_adc
492 0, // targ_adc
493 0, // targ_fixed
494 (int16)((SMALL_Q_SCALE*(double)KP_OUTER)*(double)(1<<PROP_SHIFT_PR)), // Kp
495 PROP_SHIFT_PR, // shift
496 0, // err
497 0, // err_res
498 0, // prop
499 { 0, // alpha0
500 0, // alpha1
501 0, // alpha2
502 0, // beta0
503 0, // beta1
504 0, // beta2
505 0, // s0
506 0, // s1
507 0, // s2
508 0 // y0
509 }, // fund
510 { 0,0,0,0,0,0,0,0,0,0 }, // thir
511 { 0,0,0,0,0,0,0,0,0,0 }, // fif
512 { 0,0,0,0,0,0,0,0,0,0 }, // sev
513 { 0,0,0,0,0,0,0,0,0,0 }, // elev
514 { 0,0,0,0,0,0,0,0,0,0 } // teen3
515 };
516
517 /// Inner active damping current loop variables
518 type_p_control
519 iacc_a =
520 {
521 0, // targ_fixed
522 0, // err
523 (int32)((double)SMALL_Q_SCALE*(double)KDM_INNER/(double)VHI_NOM), // K
524 },
525 iacc_b =
526 {
527 0, // targ_fixed
528 0, // err
529 (int32)((double)SMALL_Q_SCALE*(double)KDM_INNER/(double)VHI_NOM), // K
530 },
531 icm =
532 {
533 0, // targ_fixed
534 0, // err
535 (int32)((double)SMALL_Q_SCALE*(double)KCM_INNER/(double)VHI_NOM) // Kcm
536 };
537
538 /** @name ADC variables */
539 //@{
540 type_adc
541 adc =
542 {
543 0, // count_cal
544 0, // count_rms
545 0, // count_rms_bak
546 0, // count_rms_in
547 0, // flag_cal,
548 0, // flag_rms
549 0, // flag_rms_in
550 0, // iac2_a_dc
551 0, // iac2_b_dc
552 0, // iac1_a_dc
553 0, // iac1_b_dc
554 0, // iac1_c_dc
555 { 0, // raw_hi
556 0, // raw_lo
557 0, // filt
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558 0, // filt_fixed
559 0L, // rms_sum
560 0L, // rms_sum_bak
561 0L, // dc_sum
562 0L, // dc_sum_bak
563 0.0 // real
564 }, // vhi
565 { 0, 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vhi2
566 { 0, 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_ac
567 { 0, 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_bc
568 { 0, 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_ab
569 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac2_a
570 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac2_b
571 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // p_total
572 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // q_total
573 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac1_a
574 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac1_b
575 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac1_c
576 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yHA
577 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yLA
578 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yHB
579 { 0, 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yLB
580 0.0, // p_va
581 };
582 //@}
583
584 /** @name ADC calibration variables */
585 //@{
586 int16
587 cal_gainA = 1<<14, ///< calibration gain factor for A channel
588 cal_gainB = 1<<14, ///< calibration gain factor for B channel
589 cal_offsetA = 0, ///< calibration offset for A channel
590 cal_offsetB = 0; ///< calibration offset for B channel
591
592 double
593 cal_gain_A, cal_gain_B,
594 cal_offset_a, cal_offset_b;
595 Uint16
596 cal_mode = 0, ///< calibration mode
597 cal_complete = 0; ///< flag set once initial calibration cycle completed
598 //@}
599
600
601 /** @name Zero Crossing Synch Variables */
602 //@{
603 Uint16
604 ZX_seen = 0, ///< flag set when a zx event is detected
605 in_sync = 0, ///< Flag to indicate that sync is achieved
606 ZX_in_sync = 0, ///< > ZX_SYNC_LIMIT means that sync has been achieved
607 ZX_state = ZX_LOST, ///< State of the zero crossing synch process
608 ZX_count = 0, ///< The number of switching cycles between ZX interrupts
609 ZX_count_grab, ///< for grab code only
610 ZX_cycles = 0, ///< Count of number of ZXs during averaging
611 ZX_sum = 0; ///< Running sum for average
612 Uint32
613 phase_step = PHASE_STEP,///< Change in phase angle in half a switching cycle
614 phase_step_zx = PHASE_STEP;
615
616 int16
617 ZX_time = 0; ///< Time of captured ZX in timer units
618
619 int32
620 ZX_time_phase = 0L, ///< Time of captured ZX in phase units
621 zx_offset = ZX_OFFSET_POS, ///< variable offset for tuning (30 deg offset for line-line measurement
622 ZX_phase_scale = 0L, ///< Scale factor between timer and phase units
623 ZX_phase_err = 0L, ///< Difference in phase units (2^16 == 360deg)
624 ZX_err_sum = 0L; ///< Integral for frequency control
625
626 Uint16
627 seq_state = SEQ_INIT, ///< phase sequence state variable
628 seq_count = 0, ///< count of passes through the phase detection loop
629 seq_pos_count = 0, ///< count of positive phase sequences detected
630 phase_seq = 2;
631 //@}
632
633 /** @name Initial condition startup */
634 //@{
635 Uint16
636 ic_state = IC_WAIT;
637 //@}
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638 /* ============================================================================
639 __Local_Function_Prototypes()
640 ============================================================================ */
641
642 /// ADC and PWM interrupt
643 interrupt void isr_pwm(void);
644
645 /// PDPINT interrupt
646 interrupt void isr_pdpint(void);
647
648 /// XINT1 Iac over current interrupt
649 interrupt void isr_over_current(void);
650
651 /// XINT2 Vdc over voltage interrupt
652 interrupt void isr_over_voltage(void);
653
654 /// Checks for slow thresholds on inputs and outputs
655 void check_voltage_limits(void);
656
657 /// initialise variables
658 void variable_init(void);
659
660 /// Sets up and starts the PWM outputs (VSI)
661 void pwm_init(void);
662
663 /// Sets up the ADC for sampling triggered by PWM timer
664 void adc_init(void);
665
666 /// Calibrates the adc for gain and offset using the reference inputs.
667 void adc_calibrate(void);
668
669 /// Scales the RMS ADC quantities for use in background.
670 void adc_scale_rms(void);
671
672 /// Scales the slow filtered ADC quantities for use in background.
673 void adc_scale_slow(void);
674
675 /* ============================================================================
676 __State_Machine_Definitions()
677 ============================================================================ */
678
679 /** @name Active Rectifier State Machine Definitions */
680 //@{
681
682 void
683 st_vsi_init(void), ///< The state initialisation function
684 st_vsi_cal(void), ///< Idc calibration state
685 st_vsi_vin_uv(void), ///< Input undervoltage lockout
686 st_vsi_cal_iac(void), ///< Iac calibration state
687 st_vsi_seq(void), ///< Phase sequence detection state
688 st_vsi_charging(void), ///< Charging the input bus
689 st_vsi_close_contactor(void), ///< Closing the main contactor
690 st_vsi_stop(void), ///< Waiting for start trigger
691 st_vsi_start(void), ///< Starts VSI switching before ramping
692 st_vsi_ramp_ol(void), ///< Ramps up the AC current
693 st_vsi_ramp_cl(void), ///< Ramps up the Vhi voltage or ref current
694 st_vsi_run(void), ///< Maintaining target output voltage
695 st_vsi_fault(void); ///< Wait for faults to clear
696
697 State_Type
698 vsi_state =
699 {
700 &st_vsi_init, // state function ptr
701 1 // first state flag
702 };
703 //@}
704
705
706 /* ============================================================================
707 __Exported_Functions()
708 ============================================================================ */
709
710 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
711 /**
712 This function is called from the main background loop once every millisecond.
713 It calls the individual VSI states and performs other millisecond event actions
714 including:
715 \li Over temperature fault detection
716 \li Earth Leakage fault detection
717 \li RMS calculations every 20ms
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718 \li Overload fault detection
719 \li Input RMS and Slow DC averages every 0.2 seconds
720 \li Input and Output voltage limit checking
721 \li ADC calibration calculations every 0.5 seconds
722
723 There was an external shutdown on DIGIN2 opening. This was removed since
724 no-one seemed to need it. It should not be implemented at this level anyway.
725 It should operate more like an off signal at the high level.
726
727 \author A.McIver
728 \par History:
729 \li 01/05/06 DGH - derived from ele2.5kva/code/latest/cfpp.c
730 \li 06/07/07 AM - added over temperature fault detection
731 \li 26/07/07 AM - added earth leakage fault detection
732 \li 11/04/08 PM - modified to reflect bc_ variables
733 \li 23/12/08 AM - added low speed trip detection
734 \li 28/05/09 AM - removed external shutdown on DIGIN2
735 \li 24/01/12 SG - added emergency stop debounce timer reset
736 */
737 void vsi_state_machine(void)
738 {
739 static Uint16
740 ot_count = 0,
741 es_count = 0,
742 cf_count = 0;
743 Uint16
744 cf_flag = 0;
745
746 DO_STATE(vsi_state);
747
748 if (adc.flag_rms != 0)
749 {
750 adc.flag_rms = 0;
751 adc_scale_rms();
752 }
753 else if (adc.flag_rms_in != 0)
754 {
755 adc.flag_rms_in = 0;
756 adc_scale_slow();
757 if (cal_complete)
758 {
759 check_voltage_limits();
760 }
761 }
762 else if (adc.flag_cal != 0)
763 {
764 adc.flag_cal = 0;
765 adc_calibrate();
766 }
767 // check for emergency stop button press
768 if (IS_EMERG_STOP())
769 {
770 if (es_count < ES_COUNT_LIM)
771 {
772 es_count++;
773 if (es_count >= ES_COUNT_LIM)
774 {
775 VSI_FAST_STOP();
776 main_fault_set(FAULT_EMERG);
777 es_count = 0;
778 }
779 }
780 }
781 else if (es_count > 0)
782 {
783 es_count--;
784 }
785 // check for over temperature fault
786 if (IS_HEATSINK_OT())
787 {
788 if (ot_count < OT_COUNT_LIM)
789 {
790 ot_count++;
791 if (ot_count >= OT_COUNT_LIM)
792 {
793 VSI_FAST_STOP();
794 main_fault_set(FAULT_OT);
795 }
796 }
797 }
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798 else if (ot_count > 0)
799 {
800 ot_count--;
801 }
802 // check for contactor aux input mismatch
803 if (IS_MAIN_CONTACTOR_ON())
804 {
805 if ( !(IS_CONTACTOR_AUX()) )
806 {
807 cf_flag = 1;
808 }
809 }
810 else // !(IS_MAIN_CONTACTOR_ON())
811 {
812 if (IS_CONTACTOR_AUX())
813 {
814 cf_flag = 1;
815 }
816 }
817 if (cf_flag != 0)
818 {
819 if (cf_count < CF_COUNT_LIM)
820 {
821 cf_count++;
822 if (cf_count >= CF_COUNT_LIM)
823 {
824 VSI_FAST_STOP();
825 main_fault_set(FAULT_CONT);
826 }
827 }
828 }
829 else if (cf_count > 0)
830 {
831 cf_count--;
832 }
833 } /* end vsi_state_machine */
834
835
836 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
837 /**
838 This function can be used to switch the VSI from the stopped state to a
839 running state. It is useful in a manually controlled system, but in the
840 standalone production version, the VSI leaves the stop state automatically.
841
842 \author A.McIver
843 \par History:
844 \li 17/02/10 AM - derived from bc_disable
845 */
846 void vsi_enable(void)
847 {
848 if (main_fault_get_reported() == 0)
849 is_vsi_switching = 1;
850 } /* end vsi_enable */
851
852
853 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
854 /**
855 This function can be used to switch the VSI from the running state to a stop
856 state. It is useful in a manually controlled system, but in the standalone
857 production version, there is no need to stop except in fault conditions.
858
859 \author A.McIver
860 \par History:
861 \li 17/02/10 AM - derived from bc_disable
862 */
863 void vsi_disable(void)
864 {
865 is_vsi_switching = 0;
866 } /* end vsi_disable */
867
868
869 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
870 /**
871 Set the operating mode for the active rectifier.
872
873 \author A.McIver
874 \par History:
875 \li 15/02/10 AM - derived from bc_set_mode_pssw
876
877 \param[in] mode The desired operating mode
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878 */
879 void vsi_set_mode(Uint16 mode)
880 {
881 Uint16
882 status;
883
884 if (is_vsi_switching == 0)
885 {
886 op_mode_vsi = mode;
887 status = PARA_READ(P_STATUS);
888
889 if (op_mode_vsi == VSI_CV)
890 {
891 status |= ST_VSI_CV;
892 status &= ~(ST_VSI_OL|ST_VSI_CI);
893 }
894 else if (op_mode_vsi == VSI_CI)
895 {
896 status |= ST_VSI_CI;
897 status &= ~(ST_VSI_CV|ST_VSI_OL);
898 }
899 else if (op_mode_vsi == VSI_OL)
900 {
901 status |= VSI_OL;
902 status &= ~(ST_VSI_CV|ST_VSI_CI);
903 }
904
905 para_write_int(P_STATUS,status);
906 }
907 } /* end vsi_set_mode */
908
909
910 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
911 /**
912 Get the operating mode for the active rectifer.
913
914 \author A.McIver
915 \par History:
916 \li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c
917
918 \param[in] mode The desired operating mode
919 */
920 Uint16 vsi_get_mode(void)
921 {
922 return op_mode_vsi;
923 } /* end vsi_get_mode */
924
925
926 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
927 /**
928 Set the step change flag for testing
929
930 \author A.McIver
931 \par History:
932 \li 21/07/10 AM - initial creation
933 \li 31/05/12 SP - allows toggling of step
934 */
935 void vsi_set_step(Uint16 stepp)
936 {
937 flag_step = stepp;
938 } /* end vsi_set_step */
939
940 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
941 /**
942 Get the step flag.
943
944 \author A.McIver
945 \par History:
946 \li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c
947
948 \param[in] mode The desired operating mode
949 */
950 Uint16 vsi_get_step(void)
951 {
952 return flag_step;
953 } /* end vsi_get_mode */
954
955 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
956 /**
957 Set the target real AC RMS current for open loop operation. Converts the
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958 reference from Amps to iac ADC counts.
959 //void vsi_set_id(double id)
960 \author A.McIver
961 \par History:
962 \li 10/02/10 AM - initial creation
963 \li 11/01/11 DS - changed to peak AC current
964 - changed to d-axis (real) current
965
966 \param[in] id Target AC current in Arms
967 */
968 void vsi_set_id(int16 id)
969 {
970 if (op_mode_vsi == VSI_CI)
971 {
972 id_ref_adc = (int16)(((double)id*__SQRT2/10.0)/ADC_IPH_SC);
973 }
974 } /* end vsi_set_id */
975
976
977 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
978 /**
979 Set the target reactive AC RMS current for reactive power control. Converts the
980 reference from Amps to iac ADC counts.
981
982 \author A.McIver
983 \par History:
984 \li 11/01/11 DS - initial creation
985
986 \param[in] iq Target AC current in Arms
987 */
988 void vsi_set_iq(int16 iq)
989 {
990 iq_ref_adc = (int16)(((double)iq*__SQRT2/10.0)/ADC_IPH_SC);;
991 } /* end vsi_set_iq */
992
993 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
994 /**
995 Set the target real AC RMS current for open loop operation. Converts the
996 reference from Amps to iac ADC counts.
997 //void vsi_set_id(double id)
998 \author A.McIver
999 \par History:
1000 \li 10/02/10 AM - initial creation
1001 \li 11/01/11 DS - changed to peak AC current
1002 - changed to d-axis (real) current
1003
1004 \param[in] id Target AC current in Arms
1005 */
1006 void vsi_set_idstep(int16 idst)
1007 {
1008 if (op_mode_vsi == VSI_CI)
1009 {
1010 id_step_ref_adc = (int16)(((double)idst*__SQRT2/10.0)/ADC_IPH_SC);
1011 }
1012 } /* end vsi_set_id */
1013
1014
1015 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1016 /**
1017 Set the target reactive AC RMS current for reactive power control. Converts the
1018 reference from Amps to iac ADC counts.
1019
1020 \author A.McIver
1021 \par History:
1022 \li 11/01/11 DS - initial creation
1023
1024 \param[in] iq Target AC current in Arms
1025 */
1026 void vsi_set_iqstep(int16 iqst)
1027 {
1028 iq_step_ref_adc = (int16)(((double)iqst*__SQRT2/10.0)/ADC_IPH_SC);;
1029 } /* end vsi_set_iq */
1030
1031 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1032 /**
1033
1034 This function sets the target Vhi DC bus voltage for the active rectifier
1035 voltage control loop.
1036
1037 \author A.McIver
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1038 \par History:
1039 \li 15/02/10 AM - initial creation
1040
1041 \param[in] vhi The target Vhi DC bus voltage
1042 */
1043 void vsi_set_vhi(Uint16 v)
1044 {
1045 vhi.ref_adc = (int16)((double)v / ADC_VDC_SC);
1046 } /* end vsi_set_vhi */
1047
1048 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1049 /**
1050 Set the target modulation depth for open loop operation.
1051
1052 \author A.McIver
1053 \par History:
1054 \li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c
1055 \li 09/12/11 DS - modified from phase shift to mod depth
1056 \param[in] phase Target phase shift in degrees
1057 */
1058 void vsi_set_mod(double mod)
1059 {
1060 if (op_mode_vsi == VSI_OL)
1061 {
1062 if (fabs(mod) < 2.0)
1063 {
1064 mod_vsi_period = (int16)(mod * (double)PERIOD_2);
1065 }
1066 else
1067 {
1068 mod_vsi_period = (int16)(2.0 * (double)PERIOD_2);
1069 }
1070 }
1071 } /* end vsi_set_mod */
1072
1073 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1074 /**
1075 Allows disabling/enabling of active damping.
1076
1077 \author S.Parker
1078 \par History:
1079 \li 31/05/12 SP - creation
1080 */
1081 void vsi_set_activedamping(Uint16 add)
1082 {
1083 active_damping = add;
1084 } /* end vsi_set_mod */
1085
1086 Uint16 vsi_get_activedamping(void)
1087 {
1088 return active_damping;
1089 } /* end vsi_set_mod */
1090
1091 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1092 /**
1093 Allows disabling/enabling of space vector centering.
1094
1095 \author S.Parker
1096 \par History:
1097 \li 10/07/12 SP - creation
1098 */
1099 void vsi_set_svc(Uint16 svce)
1100 {
1101 if (op_mode_vsi == VSI_OL)
1102 svc_enable = svce;
1103 } /* end vsi_set_mod */
1104
1105 Uint16 vsi_get_svc(void)
1106 {
1107 return svc_enable;
1108 } /* end vsi_set_mod */
1109
1110 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1111 /**
1112 Allows disabling/enabling of harmonic compensators.
1113
1114 \author S.Parker
1115 \par History:
1116 \li 36/06/12 SP - creation
1117 */
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1118 void vsi_set_harmcomp(Uint16 hc)
1119 {
1120 harm_comp |= hc;
1121 } /* end vsi_set_mod */
1122
1123 void vsi_clear_harmcomp(Uint16 hhc)
1124 {
1125 harm_comp &= ~hhc;
1126 } /* end vsi_set_mod */
1127
1128 Uint16 vsi_get_harmcomp(void)
1129 {
1130 return harm_comp;
1131 } /* end vsi_set_mod */
1132
1133 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1134 /**
1135 Check system status.
1136
1137 \author A.McIver
1138 \par History:
1139 \li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c
1140
1141 \retval 1 vsi system running
1142 \retval 0 system stopped
1143 \retval -1 system faulted
1144 */
1145 int16 vsi_get_status(void)
1146 {
1147 if (main_fault_get_reported() != 0)
1148 {
1149 return -1;
1150 }
1151 else
1152 {
1153 return is_vsi_switching;
1154 }
1155 } /* end vsi_get_status */
1156
1157
1158 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1159 /**
1160 Retrieves filtered and scaled Vdc measurements
1161
1162 \author A.McIver
1163 \par History:
1164 \li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c
1165
1166 \returns DC bus voltage in DC Volts
1167 */
1168 Uint16 vsi_get_vhi(void)
1169 {
1170 return (Uint16)(adc.vhi.real + 0.5);
1171 } /* end vsi_get_vhi */
1172
1173
1174 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1175 /**
1176 Retrieves filtered and scaled bus capacitor mid point measurement
1177
1178 \author A.McIver
1179 \par History:
1180 \li 17/01/12 AM - derived from vsi_get_vhi
1181
1182 \returns DC bus mid point voltage in DC Volts
1183 */
1184 Uint16 vsi_get_vhi_mid(void)
1185 {
1186 return (Uint16)(adc.vhi_mid.real + 0.5);
1187 } /* end vsi_get_vhi_mid */
1188
1189
1190 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1191 /**
1192 Retrieves filtered and scaled Vac measurements.
1193
1194 This function returns the AC voltage in RMS volts. The input parameter selects
1195 which voltage is returned. It can be one of Vab, Vcb, or the average of the
1196 two.
1197
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1198 \author A.McIver
1199 \par History:
1200 \li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c
1201
1202 \returns AC output voltage in RMS Volts
1203
1204 \param[in] phase selects which voltage is provided
1205 */
1206 Uint16 vsi_get_vac(Uint16 phase)
1207 {
1208 if (phase == 0)
1209 {
1210 return (Uint16)( (adc.vac_ac.real + adc.vac_bc.real)/2.0 + 0.5 );
1211 }
1212 else if (phase == 1)
1213 {
1214 return (Uint16)( adc.vac_ac.real + 0.5 );
1215 }
1216 else
1217 {
1218 return (Uint16)( adc.vac_bc.real + 0.5 );
1219 }
1220 } /* end vsi_get_vac */
1221
1222
1223 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1224 /**
1225 This function returns the AC current in tenths of an RMS Amp. The input
1226 parameter selects which current is returned. It can be one of Ia, Ib, Ic, or
1227 the average of the three.
1228
1229 \author A.McIver
1230 \par History:
1231 \li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c
1232
1233 \returns AC intermediate current in tenths of an RMS Amp
1234
1235 \param[in] phase selects which current is provided
1236 */
1237 Uint16 vsi_get_iac(Uint16 phase)
1238 {
1239 if (phase == 0)
1240 {
1241 return (Uint16)( 10.0/2.0*(adc.iac2_a.real + adc.iac2_b.real) + 0.5 );
1242 }
1243 else if (phase == 1)
1244 {
1245 return (Uint16)( 10.0*adc.iac2_a.real + 0.5);
1246 }
1247 else //if (phase == 2)
1248 {
1249 return (Uint16)( 10.0*adc.iac2_b.real + 0.5);
1250 }
1251 } /* end vsi_get_iac */
1252
1253
1254 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1255 /**
1256 This function returns the Iac reference either directly for the open loop
1257 mode or the output of the DC voltage control loop for the constant voltage
1258 mode.
1259
1260 \author A.McIver
1261 \par History:
1262 \li 15/04/08 AM - initial creation
1263
1264 \returns The target AC current in Arms
1265 */
1266 double vsi_get_iac_ref(void)
1267 {
1268 return ((double)id_targ_adc/__SQRT2*ADC_IPH_SC);
1269 } /* end vsi_get_iac_ref */
1270
1271
1272 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1273 /**
1274 Returns output real power
1275
1276 \author A.McIver
1277 \par History:
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1278 \li 03/07/07 AM - initial creation
1279 \li 14/05/12 AM - removed scaling
1280
1281 \returns output real power in W
1282 */
1283 int16 vsi_get_p(void)
1284 {
1285 return (int16)( adc.p_total.real + 0.5);
1286 } /* end vsi_get_p */
1287
1288
1289 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1290 /**
1291 Returns output apparent power
1292
1293 \author A.McIver
1294 \par History:
1295 \li 03/07/07 AM - initial creation
1296 \li 14/05/12 AM - removed scaling
1297
1298 \returns output apparent power in VA
1299 */
1300 Uint16 vsi_get_va(void)
1301 {
1302 return (Uint16)( adc.p_va + 0.5);
1303 } /* end vsi_get_va */
1304
1305
1306 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1307 /**
1308 Returns output reactive power
1309
1310 \author A.McIver
1311 \par History:
1312 \li 03/07/07 AM - initial creation
1313 \li 14/05/12 AM - removed scaling
1314
1315 \returns output reactive power in VAr
1316 */
1317 int16 vsi_get_q(void)
1318 {
1319 return (int16)( adc.q_total.real + 0.5);
1320 } /* end vsi_get_q */
1321
1322
1323 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1324 /**
1325
1326 \brief Returns output power factor
1327
1328 Calculates the power factor of the output and scales it to hundredths. So a
1329 power factor of 0.8 is returned as 80. This function makes no attempt to
1330 correct for the effect of the output LC filter on the measured power factor.
1331
1332 \author A.McIver
1333 \par History:
1334 \li 03/07/07 AM - initial creation
1335
1336 \returns output power factor
1337 */
1338 Uint16 vsi_get_pf(void)
1339 {
1340 if (adc.p_va > adc.p_total.real)
1341 {
1342 if (adc.p_va != 0)
1343 return (Uint16)(100.0 * adc.p_total.real / adc.p_va + 0.5);
1344 else
1345 return 0;
1346 }
1347 else
1348 return 100;
1349 } /* end vsi_get_pf */
1350
1351
1352 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1353 /**
1354 This function tests for the presence of the software tested fault. It is in
1355 bc.c because it accesses the low level analog values. Tested faults are:
1356 \li FAULT_PDPINT
1357 \li FAULT_HW_AC_OC
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1358 \li FAULT_SW_VOUT_OV
1359 \li FAULT_OT
1360 \li FAULT_VDC_SHORT - clears when tripped
1361 \li FAULT_EARTH
1362 \li FAULT_SW_AC_OC
1363 \li FAULT_HW_VHI_OV
1364 \li FAULT_SW_OVIN
1365 \li FAULT_SW_UVIN
1366 \li FAULT_CHARGE
1367 \li FAULT_SW_VHI_OV
1368
1369 \author A.McIver
1370 \par History:
1371 \li 31/07/07 - initial creation
1372 \li 02/05/08 AM - added Iout trip
1373
1374 \returns Any faults detected.
1375 */
1376 Uint32 vsi_check_fault(void)
1377 {
1378 Uint32
1379 faults = 0;
1380
1381 // check for hardware AC over current fault
1382 if (GET_I_OV_TRIP()||GET_IDC_OV_TRIP())
1383 {
1384 faults |= FAULT_HW_AC_OC;
1385 }
1386 // check for output over voltage fault
1387
1388 // check for software AC over current fault
1389 if ( (adc.iac2_a.filt > VSI_TRIP_IAC_OC)
1390 || (adc.iac2_a.filt < -VSI_TRIP_IAC_OC)
1391 || (adc.iac2_b.filt > VSI_TRIP_IAC_OC)
1392 || (adc.iac2_b.filt < -VSI_TRIP_IAC_OC)
1393 )
1394 {
1395 faults |= FAULT_SW_AC_OC;
1396 }
1397 if ( (adc.iac1_a.filt > VSI_TRIP_IAC_OC)
1398 || (adc.iac1_a.filt < -VSI_TRIP_IAC_OC)
1399 || (adc.iac1_b.filt > VSI_TRIP_IAC_OC)
1400 || (adc.iac1_b.filt < -VSI_TRIP_IAC_OC)
1401 || (adc.iac1_c.filt > VSI_TRIP_IAC_OC)
1402 || (adc.iac1_c.filt < -VSI_TRIP_IAC_OC)
1403 )
1404 {
1405 faults |= FAULT_SW_AC_OC;
1406 }
1407 // check for hardware DC bus over voltage fault
1408 if (GET_VDC1_OV_TRIP())
1409 {
1410 faults |= FAULT_HW_VHI_OV;
1411 }
1412 // check for input AC over voltage fault
1413 if ( (adc.vac_ac.real > TRIP_VAC_MAX)
1414 || (adc.vac_bc.real > TRIP_VAC_MAX) )
1415 {
1416 faults |= FAULT_SW_OVIN;
1417 }
1418 else if (main_fault_get_reported()&FAULT_SW_OVIN)
1419 {
1420 if ( (adc.vac_ac.real > (TRIP_VAC_MAX-TRIP_VAC_HYST))
1421 || (adc.vac_bc.real > (TRIP_VAC_MAX-TRIP_VAC_HYST)) )
1422 {
1423 faults |= FAULT_SW_OVIN;
1424 }
1425 }
1426
1427 // check for input AC under voltage fault
1428 if ( (adc.vac_ac.real < TRIP_VAC_MIN)
1429 || (adc.vac_bc.real < TRIP_VAC_MIN) )
1430 {
1431 faults |= FAULT_SW_UVIN;
1432 }
1433 else if (main_fault_get_reported()&FAULT_SW_UVIN)
1434 {
1435 if ( (adc.vac_ac.real < (TRIP_VAC_MIN+TRIP_VAC_HYST))
1436 || (adc.vac_bc.real < (TRIP_VAC_MIN+TRIP_VAC_HYST)) )
1437 {
289
Appendix A. Simulation & Experimental Code
1438 faults |= FAULT_SW_UVIN;
1439 }
1440 }
1441 // charge fault is not checked
1442
1443 return faults;
1444 } /* end vsi_check_fault */
1445
1446
1447 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1448 /**
1449 Retrieve present operating state of active rectifier state machine.
1450
1451 \author A.McIver
1452 \par History:
1453 \li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c
1454
1455 \returns operating state of active rectifier state machine
1456 */
1457 Uint16 vsi_get_state(void)
1458 {
1459 Uint16
1460 state;
1461
1462 if (IS_CURRENT_STATE(vsi_state,st_vsi_run))
1463 state = ST_VSI_RUN;
1464 else if (IS_CURRENT_STATE(vsi_state,st_vsi_init))
1465 state = ST_VSI_INIT;
1466 else if (IS_CURRENT_STATE(vsi_state,st_vsi_cal))
1467 state = ST_VSI_CAL;
1468 else if (IS_CURRENT_STATE(vsi_state,st_vsi_vin_uv))
1469 state = ST_VSI_UV;
1470 else if (IS_CURRENT_STATE(vsi_state,st_vsi_cal_iac))
1471 state = ST_VSI_CAL_IAC;
1472 else if (IS_CURRENT_STATE(vsi_state,st_vsi_seq))
1473 state = ST_VSI_SEQ;
1474 else if (IS_CURRENT_STATE(vsi_state,st_vsi_charging))
1475 state = ST_VSI_CHARGE;
1476 else if (IS_CURRENT_STATE(vsi_state,st_vsi_close_contactor))
1477 state = ST_VSI_CNTCR;
1478 else if (IS_CURRENT_STATE(vsi_state,st_vsi_stop))
1479 state = ST_VSI_STOP;
1480 else if ((IS_CURRENT_STATE(vsi_state,st_vsi_ramp_cl))
1481 || (IS_CURRENT_STATE(vsi_state,st_vsi_ramp_ol)))
1482 state = ST_VSI_RAMP;
1483 else if (IS_CURRENT_STATE(vsi_state,st_vsi_start))
1484 state = ST_VSI_START;
1485 else if (IS_CURRENT_STATE(vsi_state,st_vsi_fault))
1486 state = ST_VSI_FAULT;
1487 else
1488 state = ST_VSI_ERROR;
1489
1490 return state;
1491 } /* end vsi_get_state */
1492
1493
1494 /* ============================================================================
1495 __Interrupts()
1496 ============================================================================ */
1497
1498 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
1499 /**
1500 \brief Updates VSI and stores ADC results
1501
1502 This interrupt is triggered by the completion of the ADC conversions. It then:
1503 \li stores the ADC results
1504 \li applies the ADC calibration factors
1505 \li sums the calibration measurements
1506 \li applies a fast decaying average filter to the analog signals
1507 \li checks for fault conditions
1508 \li performs low speed averaging and rms calculations
1509 \li DC bus compensation
1510 \li updates phase angle
1511 \li calculates switching times
1512 \li centers pulses in switching period
1513 \li loads compares registers with switching times
1514 \li sets up analogs for next interrupt
1515
1516 \author A.McIver
1517 \author G.Holmes
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1518 \par History:
1519 \li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c
1520 \li 11/11/09 AM - added Iac O/C event restart rather than trip
1521 \li 22/12/09 AM = removed Iac O/C event restart
1522 \li 29/11/10 AM - added Idc out o/c counter for slower trip time
1523 */
1524 #ifndef BUILD_RAM
1525 #pragma CODE_SECTION(isr_pwm, "ramfuncs");
1526 #endif
1527 interrupt void isr_pwm(void)
1528 {
1529 // Timing bit
1530 SET_LED0_E13();
1531
1532 /* Find out the direction which the timers are going */
1533 //1 = PWM carrier is currently rising (underflow interrupt)
1534 //0 = PWM carrier is currently falling (period interrupt)
1535 timer1_dir = EvaRegs.GPTCONA.bit.T1STAT;
1536 timer3_dir = EvbRegs.GPTCONB.bit.T3STAT;
1537
1538 /* =========================================================================
1539 isr_pwm_read_analogs()
1540 ============================================================================ */
1541
1542 adc.iac2_a.raw = (AdcRegs.ADCRESULT0>>4);
1543 adc.iac2_a.raw = (int16)( ((int32)adc.iac2_a.raw*(int32)cal_gainA) >> 14) - cal_offsetA - ADC_IPH_OFFSET - adc.iac2_a_dc;
1544
1545 adc.iac2_b.raw = (AdcRegs.ADCRESULT2>>4);
1546 adc.iac2_b.raw = (int16)( ((int32)adc.iac2_b.raw*(int32)cal_gainA) >> 14) - cal_offsetA - ADC_IPH_OFFSET - adc.iac2_b_dc;
1547
1548 adc.iac1_a.raw = (AdcRegs.ADCRESULT6>>4);
1549 adc.iac1_a.raw = (int16)( ((int32)adc.iac1_a.raw*(int32)cal_gainA) >> 14) - cal_offsetA - ADC_IPH_OFFSET - adc.iac1_a_dc;
1550
1551 adc.iac1_b.raw = (AdcRegs.ADCRESULT8>>4);
1552 adc.iac1_b.raw = (int16)( ((int32)adc.iac1_b.raw*(int32)cal_gainA) >> 14) - cal_offsetA - ADC_IPH_OFFSET - adc.iac1_b_dc;
1553
1554 adc.iac1_c.raw = (AdcRegs.ADCRESULT4>>4);
1555 adc.iac1_c.raw = (int16)( ((int32)adc.iac1_c.raw*(int32)cal_gainA) >> 14) - cal_offsetA - ADC_IPH_OFFSET - adc.iac1_c_dc;
1556
1557 if (timer1_dir == 1) // Underflow interrupt
1558 {
1559 adc.vhi.raw_lo = (AdcRegs.ADCRESULT9>>4);
1560 adc.vhi.raw_lo = (int16)( ((int32)adc.vhi.raw_lo*(int32)cal_gainB) >> 14)
1561 - cal_offsetB;
1562
1563 adc.vhi2.raw_lo = (AdcRegs.ADCRESULT1>>4);
1564 adc.vhi2.raw_lo = (int16)( ((int32)adc.vhi2.raw_lo*(int32)cal_gainB) >> 14)
1565 - cal_offsetB;
1566
1567 adc.vhi_mid.raw_lo = (AdcRegs.ADCRESULT7>>4);
1568 adc.vhi_mid.raw_lo = (int16)( ((int32)adc.vhi_mid.raw_lo*(int32)cal_gainB) >> 14)
1569 - cal_offsetB;
1570
1571 adc.vac_bc.raw_lo = (AdcRegs.ADCRESULT3>>4);
1572 adc.vac_bc.raw_lo = (int16)( ((int32)adc.vac_bc.raw_lo*(int32)cal_gainB) >> 14)
1573 - cal_offsetB - ADC_VAC_OFFSET;
1574
1575 adc.vac_ac.raw_lo = (AdcRegs.ADCRESULT5>>4);
1576 adc.vac_ac.raw_lo = (int16)( ((int32)adc.vac_ac.raw_lo*(int32)cal_gainB) >> 14)
1577 - cal_offsetB - ADC_VAC_OFFSET;
1578
1579 }
1580 else // Period interrupt
1581 {
1582 adc.vhi.raw_hi = (AdcRegs.ADCRESULT9>>4);
1583 adc.vhi.raw_hi = (int16)( ((int32)adc.vhi.raw_hi*(int32)cal_gainB) >> 14)
1584 - cal_offsetB;
1585
1586 adc.vhi2.raw_hi = (AdcRegs.ADCRESULT1>>4);
1587 adc.vhi2.raw_hi = (int16)( ((int32)adc.vhi2.raw_hi*(int32)cal_gainB) >> 14)
1588 - cal_offsetB;
1589
1590 adc.vhi_mid.raw_hi = (AdcRegs.ADCRESULT7>>4);
1591 adc.vhi_mid.raw_hi = (int16)( ((int32)adc.vhi_mid.raw_hi*(int32)cal_gainB) >> 14)
1592 - cal_offsetB;
1593
1594 adc.vac_bc.raw_hi = (AdcRegs.ADCRESULT3>>4);
1595 adc.vac_bc.raw_hi = (int16)( ((int32)adc.vac_bc.raw_hi*(int32)cal_gainB) >> 14)
1596 - cal_offsetB - ADC_VAC_OFFSET;
1597
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1598 adc.vac_ac.raw_hi = (AdcRegs.ADCRESULT5>>4);
1599 adc.vac_ac.raw_hi = (int16)( ((int32)adc.vac_ac.raw_hi*(int32)cal_gainB) >> 14)
1600 - cal_offsetB - ADC_VAC_OFFSET;
1601 }
1602
1603 // calibration from references
1604 adc.yHA.dc_sum += (Uint32)(AdcRegs.ADCRESULT12>>4);
1605 adc.yLA.dc_sum += (Uint32)(AdcRegs.ADCRESULT14>>4);
1606 adc.yHB.dc_sum += (Uint32)(AdcRegs.ADCRESULT13>>4);
1607 adc.yLB.dc_sum += (Uint32)(AdcRegs.ADCRESULT15>>4);
1608 adc.count_cal++;
1609 if (adc.count_cal > ADC_COUNT_CAL)
1610 {
1611 adc.count_cal = 0;
1612 adc.yHA.dc_sum_bak = adc.yHA.dc_sum;
1613 adc.yLA.dc_sum_bak = adc.yLA.dc_sum;
1614 adc.yHB.dc_sum_bak = adc.yHB.dc_sum;
1615 adc.yLB.dc_sum_bak = adc.yLB.dc_sum;
1616 adc.yHA.dc_sum = 0;
1617 adc.yLA.dc_sum = 0;
1618 adc.yHB.dc_sum = 0;
1619 adc.yLB.dc_sum = 0;
1620 adc.flag_cal = 1;
1621 }
1622
1623 // fast filter ADC results
1624 adc.vhi.filt = (3*adc.vhi.filt + ((adc.vhi.raw_hi + adc.vhi.raw_lo)>>1) + 2)>>2;
1625 adc.vhi2.filt = (3*adc.vhi2.filt + ((adc.vhi2.raw_hi + adc.vhi2.raw_lo)>>1) + 2)>>2;
1626 adc.vhi_mid.filt = (3*adc.vhi_mid.filt + ((adc.vhi_mid.raw_hi + adc.vhi_mid.raw_lo)>>1) + 2)>>2;
1627 adc.vac_ac.filt = (3*adc.vac_ac.filt + ((adc.vac_ac.raw_hi + adc.vac_ac.raw_lo)>>1) + 2)>>2;
1628 adc.vac_bc.filt = (3*adc.vac_bc.filt + ((adc.vac_bc.raw_hi + adc.vac_bc.raw_lo)>>1) + 2)>>2;
1629 adc.vac_ab.filt = adc.vac_ac.filt - adc.vac_bc.filt;
1630 adc.iac2_a.filt = adc.iac2_a.raw;
1631 adc.iac2_b.filt = adc.iac2_b.raw;
1632 adc.iac1_a.filt = adc.iac1_a.raw;
1633 adc.iac1_b.filt = adc.iac1_b.raw;
1634 adc.iac1_c.filt = adc.iac1_c.raw;
1635
1636 // Fixed-point scaled variables
1637 adc.iac2_a.fixed = (int16)(((int32)adc.iac2_a.raw*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q)); // scale is FIXED_Q
1638 adc.iac2_b.fixed = (int16)(((int32)adc.iac2_b.raw*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q)); // scale is FIXED_Q
1639 adc.iac1_a.fixed = (int16)(((int32)adc.iac1_a.raw*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q)); // scale is FIXED_Q
1640 adc.iac1_b.fixed = (int16)(((int32)adc.iac1_b.raw*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q)); // scale is FIXED_Q
1641 adc.iac1_c.fixed = (int16)(((int32)adc.iac1_c.raw*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q)); // scale is FIXED_Q
1642
1643 // adc.vhi.filt_fixed = (int16)(((int32)adc.vhi.filt*(int32)ADC_VDC_SC_FIXED + (int32)64)>>(SMALL_Q-LARGE_Q)); // scale is LARGE_Q
1644 // vvvvvvvvvv RESCALE RESISTORS AND CONNECT VDC3 BEFORE UNCOMMENTING vvvvvvvvvv
1645 adc.vhi.filt_fixed = (int16)(((int32)(adc.vhi.filt+adc.vhi2.filt)*(int32)ADC_VDC_SC_FIXED
1646 + (int32)128)>>(SMALL_Q-LARGE_Q+1)); // scale is LARGE_Q
1647
1648 /* =========================================================================
1649 isr_pwm_zx()
1650 ============================================================================ */
1651
1652 if (EvaRegs.CAPFIFOA.bit.CAP1FIFO != 0)
1653 {
1654 ZX_time = PERIOD - EvaRegs.CAP1FIFO;
1655 ZX_seen = 1;
1656 EvaRegs.CAPFIFOA.all = 0x0000; // dump any other captured values
1657 }
1658
1659 ZX_count++;
1660 if (ZX_count > ZX_MAX_COUNT) // Zero crossing signal lost
1661 {
1662 VSI_FAST_STOP(); // Halt modulation
1663 in_sync = 0;
1664 ZX_state = ZX_LOST; // Restart searching for sync
1665 ZX_in_sync = 0;
1666 ZX_count = 0;
1667 }
1668
1669 if (ZX_state == ZX_LOST) // No idea of anything: start freq est.
1670 {
1671 in_sync = 0;
1672 if (ZX_seen != 0)
1673 {
1674 ZX_seen = 0;
1675 ZX_cycles = 0;
1676 ZX_sum = 0;
1677 ZX_count = 0;
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1678 ZX_state = ZX_EST;
1679 }
1680 }
1681 else if (ZX_state == ZX_EST) // Roughly measure period and average
1682 {
1683 if (ZX_seen != 0)
1684 {
1685 ZX_seen = 0;
1686 ZX_cycles++;
1687 ZX_sum += ZX_count;
1688 ZX_count = 0; // Reset counter
1689 }
1690 if (ZX_cycles >= ZX_CYCLE_AVG)
1691 {
1692 ZX_sum = ZX_sum/ZX_CYCLE_AVG;
1693 phase_step_zx = ((Uint32)(0xFFFF/ZX_sum))<<16; // Approximate frequency
1694 ZX_sum -= ZX_sum/8; // Also use for glitch filter
1695 phase_a_zx = phase_step_zx + zx_offset; // Within phase_step
1696 ZX_state = ZX_MISC; // Calculate ZX_phase_scale first
1697 }
1698 }
1699 else if (ZX_state == ZX_SYNC) // Accurately measure phase error
1700 {
1701 if (ZX_seen != 0)
1702 {
1703 ZX_seen = 0;
1704 if (ZX_count > ZX_sum) // Ignore glitches
1705 {
1706 ZX_count_grab = ZX_count;
1707 ZX_count = 0;
1708 // Rescale to phase units
1709 ZX_time_phase = zx_offset + (((int32)ZX_time*ZX_phase_scale)>>5);
1710 // Calculate phase error captured time
1711 ZX_phase_err = phase_a_zx - ZX_time_phase;
1712 // Limit size of phase change
1713 if (ZX_phase_err > ZX_BIG_ERR)
1714 {
1715 phase_a_zx -= ZX_BIG_ERR;
1716 // Integrate phase errors
1717 ZX_err_sum = (ZX_err_sum+ZX_BIG_ERR)>>1;
1718 }
1719 else if (ZX_phase_err < -ZX_BIG_ERR)
1720 {
1721 phase_a_zx += ZX_BIG_ERR;
1722 ZX_err_sum = (ZX_err_sum-ZX_BIG_ERR)>>1;
1723 }
1724 else
1725 {
1726 phase_a_zx -= ZX_phase_err;
1727 ZX_err_sum = (ZX_err_sum+ZX_phase_err)>>1;
1728 }
1729 ZX_state = ZX_FREQ;
1730 }
1731 }
1732 }
1733 else if (ZX_state == ZX_FREQ) // Nudge frequency if needed
1734 {
1735 // If too large, nudge freq (phase_step)
1736 if (ZX_err_sum > ZX_FREQ_ERR)
1737 {
1738 phase_step_zx -= 100L;
1739 if (ZX_err_sum > ZX_FREQ_ERR_BIG)
1740 {
1741 phase_step_zx -= 1000L;
1742 }
1743 }
1744 else if (ZX_err_sum < -ZX_FREQ_ERR)
1745 {
1746 phase_step_zx += 100L;
1747 if (ZX_err_sum < -ZX_FREQ_ERR_BIG)
1748 {
1749 phase_step_zx += 1000L;
1750 }
1751 }
1752 ZX_state = ZX_LOCK;
1753 }
1754 else if (ZX_state == ZX_LOCK) // Test to see if still in sync
1755 {
1756 if (ZX_in_sync >= ZX_SYNC_LIMIT)
1757 {
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1758 if ((ZX_phase_err>ZX_PHASE_ERR)||(ZX_phase_err<-ZX_PHASE_ERR))
1759 { // Gone out of sync
1760 VSI_FAST_STOP();
1761 ZX_in_sync = 0;
1762 in_sync = 0;
1763 }
1764 else
1765 {
1766 in_sync = 1;
1767 }
1768 }
1769 else if ((ZX_phase_err<ZX_PHASE_ERR)&&(ZX_phase_err>-ZX_PHASE_ERR))
1770 { // In sync this cycle
1771 ZX_in_sync++;
1772 }
1773 else
1774 {
1775 ZX_in_sync = 0;
1776 }
1777 ZX_state = ZX_MISC;
1778 }
1779 else if (ZX_state == ZX_MISC)
1780 {
1781 ZX_phase_scale = (phase_step_zx<<5)/PERIOD;
1782 ZX_state = ZX_SYNC;
1783 }
1784
1785 // Update phase angle
1786 phase_a_zx += phase_step_zx;
1787
1788 if(op_mode_vsi == VSI_OL)
1789 {
1790 // force 50Hz open loop
1791 phase_a += PHASE_STEP;
1792 phase_step = PHASE_STEP;
1793 }
1794 else
1795 {
1796 // sync in closed loop
1797 phase_a = phase_a_zx;
1798 phase_step = phase_step_zx;
1799 }
1800
1801 // Zero crossings of phase A
1802 if(phase_a < 0x80000000)
1803 SET_LED1_E13();
1804 else
1805 CLEAR_LED1_E13();
1806
1807 // Quadrature current (cosine) peak detect
1808 if(phase_a < phase_step)
1809 cos_peak = 1;
1810 else
1811 cos_peak = 0;
1812
1813 /* =========================================================================
1814 isr_pwm_analog_faults()
1815 ============================================================================ */
1816
1817 // check for analog faults
1818 if ( (adc.iac2_a.filt > VSI_TRIP_IAC_OC)
1819 || (adc.iac2_a.filt < -VSI_TRIP_IAC_OC)
1820 || (adc.iac2_b.filt > VSI_TRIP_IAC_OC)
1821 || (adc.iac2_b.filt < -VSI_TRIP_IAC_OC) )
1822 {
1823 VSI_FAST_STOP(); // fast shutdown
1824 main_fault_set_int(FAULT_SW_AC_OC);
1825 }
1826 if ( (adc.iac1_a.filt > VSI_TRIP_IAC_OC)
1827 || (adc.iac1_a.filt < -VSI_TRIP_IAC_OC)
1828 || (adc.iac1_b.filt > VSI_TRIP_IAC_OC)
1829 || (adc.iac1_b.filt < -VSI_TRIP_IAC_OC)
1830 || (adc.iac1_c.filt > VSI_TRIP_IAC_OC)
1831 || (adc.iac1_c.filt < -VSI_TRIP_IAC_OC) )
1832 {
1833 VSI_FAST_STOP(); // fast shutdown
1834 main_fault_set_int(FAULT_SW_AC_OC);
1835 }
1836
1837 // poll over current hardware trip since interrupt is level triggered
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1838 if (GET_I_OV_TRIP()||GET_IDC_OV_TRIP()) //I=iac2, IDC=iac1
1839 {
1840 VSI_FAST_STOP(); // fast shutdown
1841 main_fault_set_int(FAULT_HW_AC_OC);
1842 }
1843 // poll over voltage hardware trip since interrupt is level triggered
1844 if (GET_VDC1_OV_TRIP())
1845 {
1846 VSI_FAST_STOP(); // fast shutdown
1847 main_fault_set_int(FAULT_HW_VHI_OV);
1848 }
1849
1850 /* =========================================================================
1851 isr_pwm_low_speed_average()
1852 ============================================================================ */
1853 adc.count_rms_in++;
1854 adc.vhi.dc_sum += (int32)adc.vhi.filt;
1855 adc.vhi_mid.dc_sum += (int32)adc.vhi_mid.filt;
1856
1857 if (adc.count_rms_in >= COUNT_DC_IN)
1858 {
1859 adc.flag_rms_in = 1;
1860 adc.vhi.dc_sum_bak = adc.vhi.dc_sum;
1861 adc.vhi.dc_sum = 0L;
1862 adc.vhi_mid.dc_sum_bak = adc.vhi_mid.dc_sum;
1863 adc.vhi_mid.dc_sum = 0L;
1864
1865 adc.count_rms_in = 0;
1866 }
1867
1868 adc.count_rms++;
1869
1870 adc.iac2_a.rms_sum += (int32)(((int32)adc.iac2_a.filt*(int32)adc.iac2_a.filt)
1871 >>ADC_RMS_PS);
1872 adc.iac2_a.dc_sum += (int32)adc.iac2_a.filt;
1873
1874 adc.iac2_b.rms_sum += (int32)(((int32)adc.iac2_b.filt*(int32)adc.iac2_b.filt)
1875 >>ADC_RMS_PS);
1876 adc.iac2_b.dc_sum += (int32)adc.iac2_b.filt;
1877
1878 adc.iac1_a.rms_sum += (int32)(((int32)adc.iac1_a.filt*(int32)adc.iac1_a.filt)
1879 >>ADC_RMS_PS);
1880 adc.iac1_a.dc_sum += (int32)adc.iac1_a.filt;
1881
1882 adc.iac1_b.rms_sum += (int32)(((int32)adc.iac1_b.filt*(int32)adc.iac1_b.filt)
1883 >>ADC_RMS_PS);
1884 adc.iac1_b.dc_sum += (int32)adc.iac1_b.filt;
1885
1886 adc.iac1_c.rms_sum += (int32)(((int32)adc.iac1_c.filt*(int32)adc.iac1_c.filt)
1887 >>ADC_RMS_PS);
1888 adc.iac1_c.dc_sum += (int32)adc.iac1_c.filt;
1889
1890 adc.vac_ac.rms_sum += (int32)(((int32)adc.vac_ac.filt*(int32)adc.vac_ac.filt)
1891 >>ADC_RMS_PS);
1892 adc.vac_ac.dc_sum += (int32)adc.vac_ac.filt;
1893 adc.vac_bc.rms_sum += (int32)(((int32)adc.vac_bc.filt*(int32)adc.vac_bc.filt)
1894 >>ADC_RMS_PS);
1895 adc.vac_bc.dc_sum += (int32)adc.vac_bc.filt;
1896 adc.vac_ab.rms_sum += (int32)(((int32)adc.vac_ab.filt*(int32)adc.vac_ab.filt)
1897 >>ADC_RMS_PS);
1898 adc.vac_ab.dc_sum += (int32)adc.vac_ab.filt;
1899
1900 adc.p_total.rms_sum += (int32)(
1901 (((int32)adc.iac2_a.filt*(int32)adc.vac_ac.filt)>>ADC_RMS_PS)
1902 + (((int32)adc.iac2_b.filt*(int32)adc.vac_bc.filt)>>ADC_RMS_PS) );
1903 adc.q_total.rms_sum += (int32)(
1904 (((int32)adc.iac2_a.filt*(2*((int32)adc.vac_bc.filt)-((int32)adc.vac_ac.filt)))>>ADC_RMS_PS)
1905 - (((int32)adc.iac2_b.filt*(2*((int32)adc.vac_ac.filt)-((int32)adc.vac_bc.filt)))>>ADC_RMS_PS) );
1906 //Q=((vbc-0.5*vac).*ia-(vac-0.5*vbc).*ib)*2/sqrt(3)
1907
1908 // only update rms sum over full cycle
1909 if (phase_a < phase_step)
1910 {
1911 adc.flag_rms = 1;
1912 adc.iac2_a.rms_sum_bak = adc.iac2_a.rms_sum;
1913 adc.iac2_a.rms_sum = 0L;
1914 adc.iac2_a.dc_sum_bak = adc.iac2_a.dc_sum;
1915 adc.iac2_a.dc_sum = 0L;
1916 adc.iac2_b.rms_sum_bak = adc.iac2_b.rms_sum;
1917 adc.iac2_b.rms_sum = 0L;
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1918 adc.iac2_b.dc_sum_bak = adc.iac2_b.dc_sum;
1919 adc.iac2_b.dc_sum = 0L;
1920 adc.iac1_a.rms_sum_bak = adc.iac1_a.rms_sum;
1921 adc.iac1_a.rms_sum = 0L;
1922 adc.iac1_a.dc_sum_bak = adc.iac1_a.dc_sum;
1923 adc.iac1_a.dc_sum = 0L;
1924 adc.iac1_b.rms_sum_bak = adc.iac1_b.rms_sum;
1925 adc.iac1_b.rms_sum = 0L;
1926 adc.iac1_b.dc_sum_bak = adc.iac1_b.dc_sum;
1927 adc.iac1_b.dc_sum = 0L;
1928 adc.iac1_c.rms_sum_bak = adc.iac1_c.rms_sum;
1929 adc.iac1_c.rms_sum = 0L;
1930 adc.iac1_c.dc_sum_bak = adc.iac1_c.dc_sum;
1931 adc.iac1_c.dc_sum = 0L;
1932 adc.vac_ac.rms_sum_bak = adc.vac_ac.rms_sum;
1933 adc.vac_ac.rms_sum = 0L;
1934 adc.vac_ac.dc_sum_bak = adc.vac_ac.dc_sum;
1935 adc.vac_ac.dc_sum = 0L;
1936 adc.vac_bc.rms_sum_bak = adc.vac_bc.rms_sum;
1937 adc.vac_bc.rms_sum = 0L;
1938 adc.vac_bc.dc_sum_bak = adc.vac_bc.dc_sum;
1939 adc.vac_bc.dc_sum = 0L;
1940 adc.vac_ab.rms_sum_bak = adc.vac_ab.rms_sum;
1941 adc.vac_ab.rms_sum = 0L;
1942 adc.vac_ab.dc_sum_bak = adc.vac_ab.dc_sum;
1943 adc.vac_ab.dc_sum = 0L;
1944 adc.p_total.rms_sum_bak = adc.p_total.rms_sum;
1945 adc.p_total.rms_sum = 0L;
1946 adc.q_total.rms_sum_bak = adc.q_total.rms_sum;
1947 adc.q_total.rms_sum = 0L;
1948
1949 adc.count_rms_bak = adc.count_rms;
1950 adc.count_rms = 0;
1951 }
1952
1953 /* =========================================================================
1954 isr_pwm_startup()
1955 ============================================================================ */
1956
1957 // Waiting to startup
1958 if(ic_state == IC_WAIT)
1959 {
1960 if(op_mode_vsi == VSI_CV)
1961 {
1962 if(phase_seq == POS_SEQ)
1963 {
1964 iac2_a.fund.s1 = S1A_POS;
1965 iac2_a.fund.s2 = S2A_POS;
1966 iac2_b.fund.s1 = S1B_POS;
1967 iac2_b.fund.s2 = S2B_POS;
1968 }
1969 else if(phase_seq == NEG_SEQ)
1970 {
1971 iac2_a.fund.s1 = S1A_NEG;
1972 iac2_a.fund.s2 = S2A_NEG;
1973 iac2_b.fund.s1 = S1B_NEG;
1974 iac2_b.fund.s2 = S2B_NEG;
1975 }
1976 }
1977 else if(op_mode_vsi == VSI_CI)
1978 {
1979 iac2_a.fund.s1 = 0;
1980 iac2_a.fund.s2 = 0;
1981 iac2_b.fund.s1 = 0;
1982 iac2_b.fund.s2 = 0;
1983 }
1984
1985 if(vsi_en_outputs==1)
1986 {
1987 ic_state = IC_PEAK;
1988 vsi_en_outputs = 0;
1989 //GrabRun();
1990 }
1991 }
1992
1993 // Looking to start on peak
1994 if(ic_state == IC_PEAK)
1995 {
1996 if(op_mode_vsi == VSI_CV)
1997 {
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1998 if(phase_seq == POS_SEQ)
1999 {
2000 iac2_a.fund.s1 = S1A_POS;
2001 iac2_a.fund.s2 = S2A_POS;
2002 iac2_b.fund.s1 = S1B_POS;
2003 iac2_b.fund.s2 = S2B_POS;
2004 }
2005 else if(phase_seq == NEG_SEQ)
2006 {
2007 iac2_a.fund.s1 = S1A_NEG;
2008 iac2_a.fund.s2 = S2A_NEG;
2009 iac2_b.fund.s1 = S1B_NEG;
2010 iac2_b.fund.s2 = S2B_NEG;
2011 }
2012 }
2013 else if(op_mode_vsi == VSI_CI)
2014 {
2015 iac2_a.fund.s1 = 0;
2016 iac2_a.fund.s2 = 0;
2017 iac2_b.fund.s1 = 0;
2018 iac2_b.fund.s2 = 0;
2019 }
2020
2021 // Peak found
2022 if(phase_a-PHASE_90 < phase_step)
2023 {
2024 VSI_ENABLE();
2025 ic_state = IC_RUN;
2026 }
2027
2028 }
2029
2030 /* =========================================================================
2031 void isr_pwm_pi_rect()
2032 ============================================================================ */
2033
2034
2035 /* Outer bus voltage loop */
2036 vhi.targ_fixed = (int16)(((int32)vhi.targ_adc*(int32)ADC_VDC_SC_FIXED + (int32)128)>>(SMALL_Q-LARGE_Q)); // Scale is LARGE_Q
2037
2038 // Vhi PI current loop
2039 if (op_mode_vsi == VSI_CV)
2040 {
2041 vhi.err = vhi.targ_fixed - adc.vhi.filt_fixed;
2042 /* vhi.err_int = (long)vhi.err * (long)vhi.Ki;
2043
2044 if (vhi.underflow)
2045 {
2046 if (vhi.err_int > 0)
2047 {
2048 vhi.err_int_sum += vhi.err_int;
2049 }
2050 }
2051 else if (vhi.overflow)
2052 {
2053 if (vhi.err_int < 0)
2054 {
2055 vhi.err_int_sum += vhi.err_int;
2056 }
2057 }
2058 else
2059 {
2060 vhi.err_int_sum += vhi.err_int;
2061 }
2062 */
2063 id_targ_fixed = ((int32)vhi.err*(int32)vhi.Kp)>>(P_SHIFT_VHI);
2064
2065 // check for saturation
2066 if (id_targ_fixed > IAC_MAX_FIXED)
2067 {
2068 id_targ_fixed = IAC_MAX_FIXED;
2069 vhi.overflow = 1;
2070 vhi.underflow = 0;
2071 }
2072 else if (id_targ_fixed < -IAC_MAX_FIXED)
2073 {
2074 id_targ_fixed = -IAC_MAX_FIXED;
2075 vhi.overflow = 0;
2076 vhi.underflow = 1;
2077 }
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2078 else
2079 {
2080 vhi.overflow = 0;
2081 vhi.underflow = 0;
2082 }
2083
2084 }
2085
2086 /* =========================================================================
2087 void isr_pwm_waveform_calculations()
2088 ============================================================================ */
2089
2090 // Current reference stepping
2091 if(flag_step)
2092 {
2093 // Stepping enabled
2094 if((step_count >= STEP_TIMER)&&(cos_peak==1))
2095 {
2096 if(op_mode_vsi == VSI_CI)
2097 {
2098 if(step_current)
2099 {
2100 id_total_targ_fixed = (int16)(((int32)id_targ_adc*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
2101 iq_total_targ_fixed = (int16)(((int32)iq_targ_adc*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
2102 step_current = !step_current;
2103 step_count = 0;
2104 CLEAR_LED2_E13();
2105 }
2106 else
2107 {
2108 id_total_targ_fixed = (int16)(((int32)(id_targ_adc + id_step_targ_adc)*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
2109 iq_total_targ_fixed = (int16)(((int32)(iq_targ_adc + iq_step_targ_adc)*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
2110 step_current = !step_current;
2111 step_count = 0;
2112 SET_LED2_E13();
2113 }
2114 }
2115 else if(op_mode_vsi == VSI_CV)
2116 {
2117 if(step_current)
2118 {
2119 iq_total_targ_fixed = (int16)(((int32)iq_targ_adc*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
2120 step_current = !step_current;
2121 step_count = 0;
2122 CLEAR_LED2_E13();
2123 }
2124 else
2125 {
2126 iq_total_targ_fixed = (int16)(((int32)(iq_targ_adc + iq_step_targ_adc)*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
2127 step_current = !step_current;
2128 step_count = 0;
2129 SET_LED2_E13();
2130 }
2131 }
2132 }
2133
2134 if(op_mode_vsi == VSI_CV)
2135 {
2136 // Always track id_targ from DC bus control for active rectifier
2137 id_total_targ_fixed = id_targ_fixed;
2138 }
2139
2140 // Increment step timer
2141 step_count++;
2142 }
2143 else
2144 {
2145 // Stepping disabled
2146 if(op_mode_vsi == VSI_CI)
2147 {
2148 id_total_targ_fixed = (int16)(((int32)id_targ_adc*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
2149 iq_total_targ_fixed = (int16)(((int32)iq_targ_adc*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
2150 }
2151 else if(op_mode_vsi == VSI_CV)
2152 {
2153 id_total_targ_fixed = id_targ_fixed;
2154 iq_total_targ_fixed = (int16)(((int32)iq_targ_adc*(int32)ADC_IAC_SC_FIXED + (int32)4)>>(SMALL_Q-FIXED_Q));
2155 }
2156
2157 CLEAR_LED2_E13();
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2158 step_count = 0;
2159 step_current = 0;
2160 }
2161
2162 /* Phase A waveform */
2163 index = (phase_a>>22)|0x0001; // to access high word of 32 bit sine table
2164 phase_offset = (phase_a&0x007F0000L+32768)>>16;
2165 // interpolate more accurate sin value
2166 val_lo = sin_table[index];
2167 val_diff = sin_table[index+2] - val_lo;
2168 sin_val_a = val_lo + (int16)(((int32)phase_offset*(int32)val_diff+(int32)64)>>7);
2169 // interpolate more accurate cos value
2170 val_lo = cos_table[index];
2171 val_diff = cos_table[index+2] - val_lo;
2172 cos_val_a = val_lo + (int16)(((int32)phase_offset*(int32)val_diff+(int32)64)>>7);
2173
2174 // Calculate instanteous current references
2175 iac2_a.targ_fixed = (((int32)sin_val_a*(int32)id_total_targ_fixed+(int32)8192)>>14) + (((int32)cos_val_a*(int32)iq_total_targ_fixed+(int32)8192)>>14);
2176
2177 /* Phase B waveform */
2178 phase_b = phase_a - phase_120;
2179 index = (phase_b>>22)|0x0001; // to access high word of 32 bit sine table
2180 phase_offset = (phase_b&0x007F0000L+32768)>>16;
2181 // interpolate more accurate sin value
2182 val_lo = sin_table[index];
2183 val_diff = sin_table[index+2] - val_lo;
2184 sin_val_b = val_lo + (int16)(((int32)phase_offset*(int32)val_diff+(int32)64)>>7);
2185 // interpolate more accurate cos value
2186 val_lo = cos_table[index];
2187 val_diff = cos_table[index+2] - val_lo;
2188 cos_val_b = val_lo + (int16)(((int32)phase_offset*(int32)val_diff+(int32)64)>>7);
2189
2190 // Calculate instanteous current references
2191 iac2_b.targ_fixed = (((int32)sin_val_b*(int32)id_total_targ_fixed+(int32)8192)>>14) + (((int32)cos_val_b*(int32)iq_total_targ_fixed+(int32)8192)>>14);
2192
2193 /* =========================================================================
2194 void isr_pwm_pr_current()
2195 ============================================================================ */
2196
2197 /* Outer grid current loop */
2198
2199 // Calculate current errors
2200 iac2_a.err = (int32)iac2_a.targ_fixed - (int32)adc.iac2_a.fixed;
2201 iac2_b.err = (int32)iac2_b.targ_fixed - (int32)adc.iac2_b.fixed;
2202
2203 // Proportional component
2204 iac2_a.prop = ((int32)iac2_a.err*(int32)iac2_a.Kp + SMALL_Q_ROUND)>>SMALL_Q; //scale is FIXED_Q_SCALE*2
2205 iac2_b.prop = ((int32)iac2_b.err*(int32)iac2_b.Kp + SMALL_Q_ROUND)>>SMALL_Q;
2206
2207 // Anti-integral windup, resonance style!
2208 if (V_Asat||V_Bsat||V_Csat)
2209 {
2210 iac2_a.err_res=0;
2211 iac2_b.err_res=0;
2212 }
2213 else
2214 {
2215 iac2_a.err_res = iac2_a.err;
2216 iac2_b.err_res = iac2_b.err;
2217 }
2218
2219 // A Phase Fundemental regulator - delta operator
2220 iac2_a.fund.s2 += (iac2_a.fund.s1 + DELTA_ROUND)>>DELTA_Q;
2221 iac2_a.fund.s1 += (iac2_a.fund.s0 + DELTA_ROUND)>>DELTA_Q;
2222 iac2_a.fund.s0 = (int64)iac2_a.err_res -
2223 ((int64)((int64)iac2_a.fund.alpha1*(int64)iac2_a.fund.s1 + (int64)iac2_a.fund.alpha2*(int64)iac2_a.fund.s2
2224 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
2225
2226 iac2_a.fund.y0 = (int32)((int64)( (int64)iac2_a.fund.s0*(int64)iac2_a.fund.beta0 + (int64)iac2_a.fund.s1*(int64)iac2_a.fund.beta1
2227 + (int64)iac2_a.fund.s2*(int64)iac2_a.fund.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
2228
2229 // Add in harmonic compensators
2230 if(harm_comp&HARMCOMP5)
2231 {
2232 iac2_a.fif.s2 += (iac2_a.fif.s1 + DELTA_ROUND)>>DELTA_Q;
2233 iac2_a.fif.s1 += (iac2_a.fif.s0 + DELTA_ROUND)>>DELTA_Q;
2234 iac2_a.fif.s0 = (int64)iac2_a.err_res -
2235 ((int64)((int64)iac2_a.fif.alpha1*(int64)iac2_a.fif.s1 + (int64)iac2_a.fif.alpha2*(int64)iac2_a.fif.s2
2236 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
2237
299
Appendix A. Simulation & Experimental Code
2238 iac2_a.fif.y0 = (int32)((int64)( (int64)iac2_a.fif.s0*(int64)iac2_a.fif.beta0 + (int64)iac2_a.fif.s1*(int64)iac2_a.fif.beta1
2239 + (int64)iac2_a.fif.s2*(int64)iac2_a.fif.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
2240 }
2241 else
2242 {
2243 iac2_a.fif.s1 = 0;
2244 iac2_a.fif.s2 = 0;
2245 iac2_a.fif.y0 = 0;
2246 }
2247 if(harm_comp&HARMCOMP7)
2248 {
2249 iac2_a.sev.s2 += (iac2_a.sev.s1 + DELTA_ROUND)>>DELTA_Q;
2250 iac2_a.sev.s1 += (iac2_a.sev.s0 + DELTA_ROUND)>>DELTA_Q;
2251 iac2_a.sev.s0 = (int64)iac2_a.err_res -
2252 ((int64)((int64)iac2_a.sev.alpha1*(int64)iac2_a.sev.s1 + (int64)iac2_a.sev.alpha2*(int64)iac2_a.sev.s2
2253 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
2254
2255 iac2_a.sev.y0 = (int32)((int64)( (int64)iac2_a.sev.s0*(int64)iac2_a.sev.beta0 + (int64)iac2_a.sev.s1*(int64)iac2_a.sev.beta1
2256 + (int64)iac2_a.sev.s2*(int64)iac2_a.sev.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
2257 }
2258 else
2259 {
2260 iac2_a.sev.s1 = 0;
2261 iac2_a.sev.s2 = 0;
2262 iac2_a.sev.y0 = 0;
2263 }
2264 if(harm_comp&HARMCOMP11)
2265 {
2266 iac2_a.elev.s2 += (iac2_a.elev.s1 + DELTA_ROUND)>>DELTA_Q;
2267 iac2_a.elev.s1 += (iac2_a.elev.s0 + DELTA_ROUND)>>DELTA_Q;
2268 iac2_a.elev.s0 = (int64)iac2_a.err_res -
2269 ((int64)((int64)iac2_a.elev.alpha1*(int64)iac2_a.elev.s1 + (int64)iac2_a.elev.alpha2*(int64)iac2_a.elev.s2
2270 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
2271
2272 iac2_a.elev.y0 = (int32)((int64)( (int64)iac2_a.elev.s0*(int64)iac2_a.elev.beta0 + (int64)iac2_a.elev.s1*(int64)iac2_a.elev.beta1
2273 + (int64)iac2_a.elev.s2*(int64)iac2_a.elev.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
2274 }
2275 else
2276 {
2277 iac2_a.elev.s1 = 0;
2278 iac2_a.elev.s2 = 0;
2279 iac2_a.elev.y0 = 0;
2280 }
2281 if(harm_comp&HARMCOMP13)
2282 {
2283 iac2_a.teen3.s2 += (iac2_a.teen3.s1 + DELTA_ROUND)>>DELTA_Q;
2284 iac2_a.teen3.s1 += (iac2_a.teen3.s0 + DELTA_ROUND)>>DELTA_Q;
2285 iac2_a.teen3.s0 = (int64)iac2_a.err_res -
2286 ((int64)((int64)iac2_a.teen3.alpha1*(int64)iac2_a.teen3.s1 + (int64)iac2_a.teen3.alpha2*(int64)iac2_a.teen3.s2
2287 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
2288
2289 iac2_a.teen3.y0 = (int32)((int64)( (int64)iac2_a.teen3.s0*(int64)iac2_a.teen3.beta0 + (int64)iac2_a.teen3.s1*(int64)iac2_a.teen3.beta1
2290 + (int64)iac2_a.teen3.s2*(int64)iac2_a.teen3.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
2291 }
2292 else
2293 {
2294 iac2_a.teen3.s1 = 0;
2295 iac2_a.teen3.s2 = 0;
2296 iac2_a.teen3.y0 = 0;
2297 }
2298
2299 iacc_a.targ_fixed = ((iac2_a.prop + 1)>>iac2_a.shift) +
2300 iac2_a.fund.y0 + iac2_a.fif.y0 + iac2_a.sev.y0 + iac2_a.elev.y0 + iac2_a.teen3.y0; //scale is FIXED_Q
2301
2302
2303 // B Phase Fundemental regulator - delta operator
2304 iac2_b.fund.s2 += (iac2_b.fund.s1 + DELTA_ROUND)>>DELTA_Q;
2305 iac2_b.fund.s1 += (iac2_b.fund.s0 + DELTA_ROUND)>>DELTA_Q;
2306 iac2_b.fund.s0 = (int64)iac2_b.err_res -
2307 ((int64)((int64)iac2_b.fund.alpha1*(int64)iac2_b.fund.s1 + (int64)iac2_b.fund.alpha2*(int64)iac2_b.fund.s2
2308 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
2309
2310 iac2_b.fund.y0 = (int32)((int64)( (int64)iac2_b.fund.s0*(int64)iac2_b.fund.beta0 + (int64)iac2_b.fund.s1*(int64)iac2_b.fund.beta1
2311 + (int64)iac2_b.fund.s2*(int64)iac2_b.fund.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
2312
2313 // Add in harmonic compensators
2314 if(harm_comp&HARMCOMP5)
2315 {
2316 iac2_b.fif.s2 += (iac2_b.fif.s1 + DELTA_ROUND)>>DELTA_Q;
2317 iac2_b.fif.s1 += (iac2_b.fif.s0 + DELTA_ROUND)>>DELTA_Q;
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2318 iac2_b.fif.s0 = (int64)iac2_b.err_res -
2319 ((int64)((int64)iac2_b.fif.alpha1*(int64)iac2_b.fif.s1 + (int64)iac2_b.fif.alpha2*(int64)iac2_b.fif.s2
2320 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
2321
2322 iac2_b.fif.y0 = (int32)((int64)( (int64)iac2_b.fif.s0*(int64)iac2_b.fif.beta0 + (int64)iac2_b.fif.s1*(int64)iac2_b.fif.beta1
2323 + (int64)iac2_b.fif.s2*(int64)iac2_b.fif.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
2324 }
2325 else
2326 {
2327 iac2_b.fif.s1 = 0;
2328 iac2_b.fif.s2 = 0;
2329 iac2_b.fif.y0 = 0;
2330 }
2331 if(harm_comp&HARMCOMP7)
2332 {
2333 iac2_b.sev.s2 += (iac2_b.sev.s1 + DELTA_ROUND)>>DELTA_Q;
2334 iac2_b.sev.s1 += (iac2_b.sev.s0 + DELTA_ROUND)>>DELTA_Q;
2335 iac2_b.sev.s0 = (int64)iac2_b.err_res -
2336 ((int64)((int64)iac2_b.sev.alpha1*(int64)iac2_b.sev.s1 + (int64)iac2_b.sev.alpha2*(int64)iac2_b.sev.s2
2337 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
2338
2339 iac2_b.sev.y0 = (int32)((int64)( (int64)iac2_b.sev.s0*(int64)iac2_b.sev.beta0 + (int64)iac2_b.sev.s1*(int64)iac2_b.sev.beta1
2340 + (int64)iac2_b.sev.s2*(int64)iac2_b.sev.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
2341 }
2342 else
2343 {
2344 iac2_b.sev.s1 = 0;
2345 iac2_b.sev.s2 = 0;
2346 iac2_b.sev.y0 = 0;
2347 }
2348 if(harm_comp&HARMCOMP11)
2349 {
2350 iac2_b.elev.s2 += (iac2_b.elev.s1 + DELTA_ROUND)>>DELTA_Q;
2351 iac2_b.elev.s1 += (iac2_b.elev.s0 + DELTA_ROUND)>>DELTA_Q;
2352 iac2_b.elev.s0 = (int64)iac2_b.err_res -
2353 ((int64)((int64)iac2_b.elev.alpha1*(int64)iac2_b.elev.s1 + (int64)iac2_b.elev.alpha2*(int64)iac2_b.elev.s2
2354 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
2355
2356 iac2_b.elev.y0 = (int32)((int64)( (int64)iac2_b.elev.s0*(int64)iac2_b.elev.beta0 + (int64)iac2_b.elev.s1*(int64)iac2_b.elev.beta1
2357 + (int64)iac2_b.elev.s2*(int64)iac2_b.elev.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
2358 }
2359 else
2360 {
2361 iac2_b.elev.s1 = 0;
2362 iac2_b.elev.s2 = 0;
2363 iac2_b.elev.y0 = 0;
2364 }
2365 if(harm_comp&HARMCOMP13)
2366 {
2367 iac2_b.teen3.s2 += (iac2_b.teen3.s1 + DELTA_ROUND)>>DELTA_Q;
2368 iac2_b.teen3.s1 += (iac2_b.teen3.s0 + DELTA_ROUND)>>DELTA_Q;
2369 iac2_b.teen3.s0 = (int64)iac2_b.err_res -
2370 ((int64)((int64)iac2_b.teen3.alpha1*(int64)iac2_b.teen3.s1 + (int64)iac2_b.teen3.alpha2*(int64)iac2_b.teen3.s2
2371 + (int64)ALPHA0_ROUND)>>ALPHA0_Q);
2372
2373 iac2_b.teen3.y0 = (int32)((int64)( (int64)iac2_b.teen3.s0*(int64)iac2_b.teen3.beta0 + (int64)iac2_b.teen3.s1*(int64)iac2_b.teen3.beta1
2374 + (int64)iac2_b.teen3.s2*(int64)iac2_b.teen3.beta2 + (int64)ALPHA0_ROUND )>>ALPHA0_Q);
2375 }
2376 else
2377 {
2378 iac2_b.teen3.s1 = 0;
2379 iac2_b.teen3.s2 = 0;
2380 iac2_b.teen3.y0 = 0;
2381 }
2382
2383 iacc_b.targ_fixed = ((iac2_b.prop + 1)>>iac2_b.shift) +
2384 iac2_b.fund.y0 + iac2_b.fif.y0 + iac2_b.sev.y0 + iac2_b.elev.y0 + iac2_b.teen3.y0; //scale is FIXED_Q
2385
2386 /* =========================================================================
2387 void isr_pwm_p_active_damping()
2388 ============================================================================ */
2389
2390 /* Common mode current component */
2391 icm_fixed = adc.iac1_a.fixed + adc.iac1_b.fixed + adc.iac1_c.fixed;
2392 icm.err = -icm_fixed;
2393
2394 /* Inner capacitor current loop */
2395 iacc_a_fixed = adc.iac1_a.fixed - adc.iac2_a.fixed;
2396 iacc_b_fixed = adc.iac1_b.fixed - adc.iac2_b.fixed;
2397
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2398 if(active_damping == 0)
2399 {
2400 // No AD - Don’t subtract capacitor current
2401 iacc_a.err = iacc_a.targ_fixed;
2402 iacc_b.err = iacc_b.targ_fixed;
2403 }
2404 else
2405 {
2406 // Run AD - Subtract capacitor current
2407 iacc_a.err = (int32)iacc_a.targ_fixed - (int32)iacc_a_fixed;
2408 iacc_b.err = (int32)iacc_b.targ_fixed - (int32)iacc_b_fixed;
2409 }
2410
2411 // Calculate target switching voltages
2412 adc_vac_a = (int16)(((int32)iacc_a.err*(int32)iacc_a.K + SMALL_Q_ROUND)>>SMALL_Q);
2413 adc_vac_a = (int16)(((int32)adc_vac_a*(int32)PERIOD_2 + FIXED_Q_ROUND)>>FIXED_Q);
2414
2415 adc_vac_b = (int16)(((int32)iacc_b.err*(int32)iacc_b.K + SMALL_Q_ROUND)>>SMALL_Q);
2416 adc_vac_b = (int16)(((int32)adc_vac_b*(int32)PERIOD_2 + FIXED_Q_ROUND)>>FIXED_Q);
2417
2418 adc_vac_cm = (int16)(((int32)icm.err*(int32)icm.K + SMALL_Q_ROUND)>>SMALL_Q);
2419 adc_vac_cm = (int16)(((int32)adc_vac_cm*(int32)PERIOD_2 + FIXED_Q_ROUND)>>FIXED_Q);
2420
2421 /* =========================================================================
2422 isr_pwm_modulator()
2423 ============================================================================ */
2424
2425 //DC bus compensation
2426 //compensation = mod_depth * nominal_DC_bus/real_DC_bus
2427 if (adc.vhi.filt_fixed > MIN_VDC_COMP_FIXED)
2428 fixed_vdc_comp = adc.vhi.filt_fixed;
2429 else
2430 fixed_vdc_comp = MIN_VDC_COMP_FIXED;
2431
2432 vhi_comp_fixed = VHI_NOM_FIXED/fixed_vdc_comp;
2433
2434 // Convert demanded inst. voltage to switching time
2435 if (op_mode_vsi != VSI_OL) // Closed loop
2436 {
2437 t_a = -(int16)(((int32)adc_vac_a*(int32)vhi_comp_fixed + FIXED_Q_ROUND)>>FIXED_Q);
2438 t_b = -(int16)(((int32)adc_vac_b*(int32)vhi_comp_fixed + FIXED_Q_ROUND)>>FIXED_Q);
2439 t_cm = -(int16)(( (int32)adc_vac_cm*(int32)vhi_comp_fixed + (int32)FIXED_Q_ROUND )>>FIXED_Q);
2440 t_c = -t_a - t_b;
2441 }
2442 else // Open loop
2443 {
2444 //t_a = mod * sin * PERIOD
2445 t_a = ((int32)sin_val_a*(int32)-mod_vsi_period+(int32)8192)>>14;
2446 t_b = ((int32)sin_val_b*(int32)-mod_vsi_period+(int32)8192)>>14;
2447 t_c = -t_a - t_b;
2448 }
2449
2450 /* determine offset for effective 3rd harmonic injection
2451 t_off = -(max(Va,Vb,Vc)+min(Va,Vb,Vc))/2; */
2452 if (t_a > t_b)
2453 {
2454 if (t_a > t_c)
2455 {
2456 if (t_b > t_c)
2457 t_off = (t_b+1)>>1;
2458 else
2459 t_off = (t_c+1)>>1;
2460 }
2461 else
2462 {
2463 t_off = (t_a+1)>>1;
2464 }
2465 }
2466 else
2467 {
2468 if (t_b > t_c)
2469 {
2470 if (t_a > t_c)
2471 t_off = (t_a+1)>>1;
2472 else
2473 t_off = (t_c+1)>>1;
2474 }
2475 else
2476 {
2477 t_off = (t_b+1)>>1;
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2478 }
2479 }
2480
2481 // Allowance to disable space vector centering during open loop operation
2482 if ((op_mode_vsi != VSI_OL)||(svc_enable==1))
2483 {
2484 // add offset into t_a, t_b and t_c
2485 t_a = t_a + t_off + t_cm;
2486 t_b = t_b + t_off + t_cm;
2487 t_c = t_c + t_off + t_cm;
2488 }
2489
2490 // Setup initial turn on values for compare registers
2491 if((ic_state==IC_WAIT)||(ic_state==IC_PEAK))
2492 {
2493 if (op_mode_vsi == VSI_CV)
2494 {
2495 if(phase_seq == POS_SEQ)
2496 {
2497 t_a = TA_INIT_POS;
2498 t_b = TB_INIT_POS;
2499 t_c = TC_INIT_POS;
2500 }
2501 else if(phase_seq == NEG_SEQ)
2502 {
2503 t_a = TA_INIT_NEG;
2504 t_b = TB_INIT_NEG;
2505 t_c = TC_INIT_NEG;
2506 }
2507 }
2508 else if (op_mode_vsi == VSI_CI)
2509 {
2510 t_a = 0;
2511 t_b = 0;
2512 t_c = 0;
2513 }
2514 }
2515
2516 //Phase A
2517 V_Asat_prev = V_Asat;
2518 if (t_a >= MAX_TIME)
2519 {
2520 V_Asat = POS_SAT;
2521 EvbRegs.CMPR4 = 0;
2522 }
2523 else if (t_a <= -MAX_TIME)
2524 {
2525 if((V_Asat==NEG_SAT)||(timer3_dir==0))
2526 EvbRegs.CMPR4 = PERIOD;
2527 else
2528 EvbRegs.CMPR4 = PERIOD - 1;
2529 V_Asat = NEG_SAT;
2530 }
2531 else
2532 {
2533 V_Asat = NOT_SAT;
2534 EvbRegs.CMPR4 = PERIOD_2 - t_a;
2535 }
2536
2537 // B phase
2538 V_Bsat_prev = V_Bsat;
2539 if (t_b >= MAX_TIME)
2540 {
2541 V_Bsat = POS_SAT;
2542 EvbRegs.CMPR5 = 0;
2543 }
2544 else if (t_b <= -MAX_TIME)
2545 {
2546 if((V_Bsat==NEG_SAT)||(timer3_dir==0))
2547 EvbRegs.CMPR5 = PERIOD;
2548 else
2549 EvbRegs.CMPR5 = PERIOD - 1;
2550 V_Bsat = NEG_SAT;
2551 }
2552 else
2553 {
2554 V_Bsat = NOT_SAT;
2555 EvbRegs.CMPR5 = PERIOD_2 - t_b;
2556 }
2557
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2558 //Phase C
2559 V_Csat_prev = V_Csat;
2560 if (t_c >= MAX_TIME)
2561 {
2562 V_Csat = POS_SAT;
2563 EvaRegs.CMPR1 = 0;
2564 }
2565 else if (t_c <= -MAX_TIME)
2566 {
2567 if((V_Csat==NEG_SAT)||(timer1_dir==0))
2568 EvaRegs.CMPR1 = PERIOD;
2569 else
2570 EvaRegs.CMPR1 = PERIOD - 1;
2571 V_Csat = NEG_SAT;
2572 }
2573 else
2574 {
2575 V_Csat = NOT_SAT;
2576 EvaRegs.CMPR1 = PERIOD_2 - t_c;
2577 }
2578
2579 /* =========================================================================
2580 void isr_pwm_grab_data()
2581 ============================================================================ */
2582 if (GrabRunning())
2583 {
2584 grab_dec++;
2585 if (grab_dec > GRAB_DEC)
2586 {
2587 grab_dec = 0;
2588 GrabStore(0,adc.iac1_a.raw);
2589 GrabStore(1,adc.iac1_b.raw);
2590 GrabStore(2,adc.iac1_c.raw);
2591 GrabStore(3,iac2_a.targ_fixed);
2592 GrabStore(4,iac2_b.targ_fixed);
2593 GrabStore(5,0);
2594 // GrabStore(6,sin_val_b);
2595 // GrabStore(7,HIGH16(zx_offset));
2596 // GrabStore(8,LOW16(zx_offset));
2597 // GrabStore(9,0);
2598 // GrabStore(10,0);
2599
2600 GrabStep();
2601 }
2602 }
2603
2604 // prepare for next interrupt
2605 AdcRegs.ADCST.bit.INT_SEQ1_CLR = 1; // clear interrupt flag
2606 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; // Acknowledge interrupt to PIE
2607
2608 //timing bit
2609 CLEAR_LED0_E13();
2610 } /* end isr_pwm */
2611
2612
2613 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
2614 /**
2615 Handles the PDPINT interrupt caused by a gate fault.
2616
2617 \author A.McIver
2618 \par History:
2619 \li 02/05/07 AM - initial creation
2620 */
2621 #ifndef BUILD_RAM
2622 #pragma CODE_SECTION(isr_pdpint, "ramfuncs");
2623 #endif
2624 interrupt void isr_pdpint(void)
2625 {
2626 VSI_FAST_STOP();
2627 main_fault_set_int(FAULT_PDPINT);
2628 fault_gate_flag = 1;
2629 EvaRegs.EVAIFRA.all = BIT0;
2630 // Acknowledge this interrupt to receive more interrupts from group 1
2631 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
2632 } /* end isr_pdpint */
2633
2634
2635 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
2636 /**
2637 Handles the rectifier or transformer AC over current hardware interrupt.
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2638
2639 \author A.McIver
2640 \par History:
2641 \li 21/03/07 AM - initial creation
2642 \li 11/11/09 AM - added Iac O/C event restart rather than trip
2643 \li 22/12/09 AM - removed Iac O/C event restart
2644 */
2645 #ifndef BUILD_RAM
2646 #pragma CODE_SECTION(isr_over_current, "ramfuncs");
2647 #endif
2648 interrupt void isr_over_current(void)
2649 {
2650 VSI_FAST_STOP();
2651 main_fault_set_int(FAULT_HW_AC_OC); // Includes Transformer overcurrent
2652
2653 // Acknowledge this interrupt to receive more interrupts from group 1
2654 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
2655 } /* end isr_over_current */
2656
2657
2658 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
2659 /**
2660 Handles the Vhi over voltage hardware interrupt.
2661
2662 \author A.McIver
2663 \par History:
2664 \li 02/05/07 AM - initial creation
2665 */
2666 #ifndef BUILD_RAM
2667 #pragma CODE_SECTION(isr_over_voltage, "ramfuncs");
2668 #endif
2669 interrupt void isr_over_voltage(void)
2670 {
2671 VSI_FAST_STOP();
2672 main_fault_set_int(FAULT_HW_VHI_OV);
2673 // Acknowledge this interrupt to receive more interrupts from group 1
2674 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
2675 } /* end isr_over_voltage */
2676
2677
2678 /* ============================================================================
2679 __VSI_State_Functions()
2680 ============================================================================ */
2681
2682 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
2683 /**
2684 This function initialises the ADC, the PWM, and LEDs. It resets the RMS target
2685 voltage to zero. It resets the target output voltage to zero and makes sure
2686 that the soft charge relay and main contactor are open. It is followed by the
2687 cal state.
2688
2689 \author A.McIver
2690 \par History:
2691 \li 22/06/05 AM - initial creation
2692 \li 10/04/08 PM - ported from 25kVA Boost Code
2693 */
2694 //& st_vsi_init [style=bold]
2695 void st_vsi_init(void)
2696 {
2697 if (IS_FIRST_STATE(vsi_state))
2698 {
2699 DONE_FIRST_STATE(vsi_state);
2700 adc_init();
2701 pwm_init(); // initialises VSI stage
2702 variable_init();
2703 VSI_FAST_STOP();
2704 MAIN_CONTACTOR_OFF();
2705 SOFT_CHARGE_RELAY_OFF(); // disconnect from supply
2706 ENABLE_DIGOUT();
2707 id_targ_adc = 0;
2708 iq_targ_adc = 0;
2709 id_ref_adc = 0;
2710 iq_ref_adc = 0;
2711 active_damping = 1;
2712 svc_enable = 1;
2713 ic_state = IC_WAIT;
2714 wd_timer[WD_CHARGE] = START_DELAY; // msec
2715 }
2716 if (wd_timer[WD_CHARGE] == 0)
2717 {
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2718 //& st_vsi_init -> st_vsi_cal
2719 NEXT_STATE(vsi_state,st_vsi_cal);
2720 }
2721 } /* end st_vsi_init */
2722
2723
2724 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
2725 /**
2726 The current inputs from the LEMs have significant offsets due the tolerance
2727 variations between the LEMs and the op amp inputs. This function waits for the
2728 average measurements to take place and then calculates a base dc offset to
2729 correct for the offsets. This avoids a DC offset in the DC output current.
2730
2731 \author A.McIver
2732 \par History:
2733 \li 09/08/07 AM - initial creation
2734 \li 10/04/08 PM - Ported from 25kVA Boost code
2735 \li 28/05/09 AM - changed next state from charging to vin_uv
2736 */
2737 void st_vsi_cal(void)
2738 {
2739 if (IS_FIRST_STATE(vsi_state))
2740 {
2741 DONE_FIRST_STATE(vsi_state);
2742 wd_timer[WD_CHARGE] = CAL_DELAY;
2743 }
2744
2745 if (wd_timer[WD_CHARGE] == 0)
2746 {
2747 cal_complete = 1;
2748
2749 //& st_vsi_cal -> st_vsi_vin_uv
2750 NEXT_STATE(vsi_state,st_vsi_vin_uv);
2751 }
2752 } /* end st_vsi_cal */
2753
2754
2755 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
2756 /**
2757 On start up and when recovering from a fault condition, the state machine
2758 waits in this state until the input voltage exceeds a minimum ac voltage.
2759 A state change will also be triggered by a fault code.
2760
2761 \author A.McIver
2762 \par History:
2763 \li 01/06/07 AM - initial creation
2764 \li 07/12/07 PM - Added detection of negative voltage - trigger a fault
2765 \li 10/04/08 PM - modified for 30kW battery charger - ac voltage detection
2766 */
2767 void st_vsi_vin_uv(void)
2768 {
2769 if (IS_FIRST_STATE(vsi_state))
2770 {
2771 DONE_FIRST_STATE(vsi_state);
2772 VSI_FAST_STOP();
2773 MAIN_CONTACTOR_OFF();
2774 SOFT_CHARGE_RELAY_OFF(); // disconnect from supply
2775 puts_COM0(" l ");
2776 }
2777 // check for faults
2778 if ((main_fault_get_reported()&FAULT_ST_VIN_UV) != 0)
2779 {
2780 //& st_vsi_vin_uv -> st_vsi_fault [style=dotted]
2781 NEXT_STATE(vsi_state,st_vsi_fault);
2782 return;
2783 }
2784 if ( (adc.vac_ac.real >= VAC_MIN_CLOSE)
2785 && (adc.vac_bc.real >= VAC_MIN_CLOSE) )
2786 {
2787 main_fault_clear(~FAULT_ST_VIN_UV); // clear ignored faults
2788 //& st_vsi_vin_uv -> st_vsi_cal_iac
2789 NEXT_STATE(vsi_state,st_vsi_cal_iac);
2790 }
2791 } /* end st_rect_vin_uv */
2792
2793
2794 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
2795 /**
2796 The current inputs from the LEMs have significant offsets due the tolerance
2797 variations between the LEMs and the op amp inputs. This function waits for one
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2798 second of rms measurements to take place while allows the dc offset in the AC
2799 currents to be measured.
2800
2801 \author A.McIver
2802 \par History:
2803 \li 15/02/10 AM - initial creation
2804 */
2805 void st_vsi_cal_iac(void)
2806 {
2807 if (IS_FIRST_STATE(vsi_state))
2808 {
2809 DONE_FIRST_STATE(vsi_state);
2810 cal_mode = CAL_INIT;
2811 }
2812
2813 // check for faults
2814 if ((main_fault_get_reported()&FAULT_FATAL) != 0)
2815 {
2816 //& st_vsi_cal_iac -> st_vsi_fault [style=dotted]
2817 NEXT_STATE(vsi_state,st_vsi_fault);
2818 return;
2819 }
2820
2821 if (cal_mode == CAL_DONE)
2822 {
2823 //& st_vsi_cal_iac -> st_vsi_seq
2824 NEXT_STATE(vsi_state,st_vsi_seq);
2825 }
2826 } /* end st_vsi_cal_iac */
2827
2828
2829 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
2830 /**
2831
2832 This state monitors the voltage measurements to determine the phase sequence
2833 of the supply. This sets constants for the zero crossing offset, the B phase
2834 target current calculation and the B phase resonant integrator initial values.
2835
2836 You really need to draw phasor diagrams for the positive and negative phase
2837 sequences to see how this code is working.
2838
2839 The supply is connected to the E13 such that the mesaured quantity vac_ac is
2840 measuring the Vac line to line voltage and vac_bc is measuring Vbc line to line
2841 voltage.
2842
2843 The code waits for vac_bc to be negative and then pass through positive going
2844 zero crossing. At this point, the sign of vac_ac is tested. If it is negative
2845 then there is a negative sequence supply, otherwise there is a positive
2846 sequence supply.
2847
2848 This test is taken ten times to avoid a glitch causing a wrong decision. If all
2849 ten samples agree then the phase sequence is determined. Otherwise the process
2850 is repeated.
2851
2852 \author A.McIver
2853 \par History:
2854 \li 04/05/10 AM - initial creation
2855 \li 05/06/12 SP - phase sequence detection fixed (for NY VSI application)
2856 */
2857 void st_vsi_seq(void)
2858 {
2859 if (IS_FIRST_STATE(vsi_state))
2860 {
2861 DONE_FIRST_STATE(vsi_state);
2862 seq_state = SEQ_INIT;
2863 }
2864
2865 // check for faults
2866 if ((main_fault_get_reported()&FAULT_FATAL) != 0)
2867 {
2868 //& st_vsi_seq -> st_vsi_fault [style=dotted]
2869 NEXT_STATE(vsi_state,st_vsi_fault);
2870 return;
2871 }
2872
2873 switch (seq_state)
2874 {
2875 case SEQ_INIT:
2876 seq_count = 0;
2877 seq_pos_count = 0;
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2878 puts_COM0("seq ");
2879 seq_state = SEQ_WAIT_NEG;
2880 break;
2881 case SEQ_WAIT_NEG:
2882 if (adc.vac_bc.filt < 0)
2883 {
2884 seq_state = SEQ_WAIT_ZX;
2885 }
2886 break;
2887 case SEQ_WAIT_ZX:
2888 if (adc.vac_bc.filt > 0)
2889 {
2890 if (adc.vac_ac.filt < 0)
2891 {
2892 puts_COM0("- ");
2893 }
2894 else
2895 {
2896 seq_pos_count++;
2897 puts_COM0("+ ");
2898 }
2899 seq_count++;
2900 if (seq_count >= 10)
2901 {
2902 seq_state = SEQ_DONE;
2903 if (seq_pos_count >= 10)
2904 {
2905 phase_120 = PHASE_120_POS;
2906 zx_offset = ZX_OFFSET_POS;
2907 phase_seq = POS_SEQ;
2908 }
2909 else if (seq_pos_count == 0)
2910 {
2911 phase_120 = PHASE_120_NEG;
2912 zx_offset = ZX_OFFSET_NEG;
2913 phase_seq = NEG_SEQ;
2914 }
2915 else
2916 {
2917 seq_state = SEQ_INIT;
2918 }
2919 }
2920 else
2921 {
2922 wd_timer[WD_CHARGE] = SEQ_DELAY;
2923 seq_state = SEQ_WAIT;
2924 }
2925 }
2926 break;
2927 case SEQ_WAIT:
2928 if (wd_timer[WD_CHARGE] == 0)
2929 {
2930 seq_state = SEQ_WAIT_NEG;
2931 }
2932 break;
2933 case SEQ_DONE:
2934 //& st_vsi_seq -> st_vsi_charging
2935 NEXT_STATE(vsi_state,st_vsi_charging);
2936 break;
2937 }
2938 } /* end st_vsi_seq */
2939
2940
2941 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
2942 /**
2943 This state closes the soft charge relay to charge the input DC bus before the
2944 main contactor is closed. The end of charge is defined as after 10 seconds of
2945 charging or when the DC bus voltage is within 20V of the AC input line to line
2946 voltage. If the bus isn’t charged after 10 seconds there is a charging fault.
2947
2948 \author A.McIver
2949 \par History:
2950 \li 01/06/07 AM - initial creation
2951 \li 28/05/09 AM - changed end of charge to 10s
2952 */
2953 void st_vsi_charging(void)
2954 {
2955 double
2956 vac_max,
2957 vdc_lim;
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2958 if (IS_FIRST_STATE(vsi_state))
2959 {
2960 DONE_FIRST_STATE(vsi_state);
2961 MAIN_CONTACTOR_OFF();
2962 SOFT_CHARGE_RELAY_ON(); // close soft charge contactor
2963
2964 wd_timer[WD_CHARGE] = SOFT_CHARGE_TIME; // msec
2965 puts_COM0("c");
2966 }
2967 // check for faults
2968 if ((main_fault_get_reported()&FAULT_FATAL) != 0)
2969 {
2970 //& st_vsi_charging -> st_vsi_fault [style=dotted]
2971 NEXT_STATE(vsi_state,st_vsi_fault);
2972 return;
2973 }
2974
2975 // find maximum line to line AC input
2976 vac_max = adc.vac_ac.real;
2977 if (adc.vac_bc.real > vac_max)
2978 {
2979 vac_max = adc.vac_bc.real;
2980 }
2981 vdc_lim = vac_max*1.35 - 20.0;
2982
2983 // test for acceptable DC bus voltage after charging
2984 if (adc.vhi.real > vdc_lim)
2985 // if (adc.vhi.real > 10)
2986 {
2987 //& st_vsi_charging -> st_vsi_close_contactor
2988 NEXT_STATE(vsi_state,st_vsi_close_contactor);
2989 }
2990 // end of charge delay without getting to an acceptable voltage
2991 if (wd_timer[WD_CHARGE] == 0)
2992 {
2993
2994 main_fault_set(FAULT_CHARGE);
2995 //& st_vsi_charging -> st_vsi_fault [style=dotted]
2996 NEXT_STATE(vsi_state,st_vsi_fault);
2997 }
2998 } /* end st_rect_charging */
2999
3000 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
3001 /**
3002 This state closes the main contactor once the input bus is charged. It then
3003 waits for the contactor to close properly before continuing on. The soft
3004 charge relay is opened.
3005
3006 \author A.McIver
3007 \par History:
3008 \li 01/06/07 AM - initial creation
3009 */
3010 void st_vsi_close_contactor(void)
3011 {
3012 if (IS_FIRST_STATE(vsi_state))
3013 {
3014 DONE_FIRST_STATE(vsi_state);
3015 MAIN_CONTACTOR_ON(); // close main contactor
3016 SOFT_CHARGE_RELAY_ON();
3017 wd_timer[WD_CHARGE] = 500; // msec
3018 puts_COM0("m");
3019 }
3020
3021 // check for faults
3022 if ((main_fault_get_reported()&FAULT_FATAL) != 0)
3023 {
3024 //& st_vsi_close_contactor -> st_vsi_fault [style=dotted]
3025 NEXT_STATE(vsi_state,st_vsi_fault);
3026 return;
3027 }
3028 // end of contactor closing delay
3029 if (wd_timer[WD_CHARGE] == 0)
3030 {
3031 SOFT_CHARGE_RELAY_OFF(); // open soft charge relay
3032 //& st_vsi_close_contactor -> st_vsi_stop
3033 NEXT_STATE(vsi_state,st_vsi_stop);
3034 return;
3035 }
3036 } /* end st_vsi_close_contactor */
3037
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3038 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
3039 /**
3040 This is the state where the VSI is stopped. There is no switching. In its
3041 automatic production configuration, the operation waits in this state for 1
3042 second after the DC bus volts reach the starting value before moving to the
3043 ramp up state. During the wait, this state checks whether any faults have been
3044 detected and if so, moves to the fault state.
3045
3046 \author A.McIver
3047 \par History:
3048 \li 22/06/05 AM - initial creation
3049 */
3050 //& st_vsi_stop [peripheries=2]
3051 void st_vsi_stop(void)
3052 {
3053 if (IS_FIRST_STATE(vsi_state))
3054 {
3055 DONE_FIRST_STATE(vsi_state);
3056 VSI_FAST_STOP(); // turn off outputs
3057 id_targ_adc = 0;
3058 iq_targ_adc = 0;
3059 puts_COM0("s");
3060 }
3061
3062 // check for faults
3063 if ((main_fault_get_reported()&FAULT_FATAL) != 0)
3064 {
3065 //& st_vsi_stop -> st_vsi_fault [style=dotted]
3066 NEXT_STATE(vsi_state,st_vsi_fault);
3067 return;
3068 }
3069 if ( (adc.vac_bc.real < VAC_MIN_CLOSE)
3070 || (adc.vac_ac.real < VAC_MIN_CLOSE) )
3071 {
3072 //& st_vsi_stop -> st_vsi_vin_uv
3073 NEXT_STATE(vsi_state,st_vsi_vin_uv);
3074 return;
3075 }
3076 // check for stop signal or loss of ZX sync
3077 if ( in_sync == 0 )
3078 {
3079 //& st_vsi_ramp_vhi -> st_vsi_vin_uv
3080 NEXT_STATE(vsi_state,st_vsi_vin_uv);
3081 return;
3082 }
3083
3084 // check voltage is above limits AND contactor is reporting as closed
3085 if ( (adc.vhi.filt > VSI_VDC_START) && IS_DIGIN1() )
3086 {
3087 if (is_vsi_switching != 0)
3088 {
3089 puts_COM0("1");
3090 //& st_vsi_stop -> st_vsi_start
3091 NEXT_STATE(vsi_state,st_vsi_start);
3092 }
3093 }
3094 // keep target following actual bus voltage
3095 vhi.targ_adc = adc.vhi.filt;
3096 } /* end st_vsi_stop */
3097
3098
3099 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
3100 /**
3101 This function starts the VSI switching before initiating the ramp for the
3102 particular mode of operation.
3103
3104 The resonant integrator variables are initialised so that when the rectifier
3105 starts switching, the voltage produced matches the input voltage so there is
3106 no transient current. This also requires that the switching is enabled at the
3107 A phase peak and that the compare registers have the right values
3108 preloaded before the switching is enabled.
3109
3110 \author A.McIver
3111 \par History:
3112 \li 28/11/08 AM - initial creation
3113 \li 09/12/11 DS - modified for NY 5kW ACREC testing
3114 */
3115 void st_vsi_start(void)
3116 {
3117 if (IS_FIRST_STATE(vsi_state))
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3118 {
3119 DONE_FIRST_STATE(vsi_state);
3120 puts_COM0("S");
3121 }
3122 if (in_sync != 0)
3123 {
3124 // Reset variables
3125 step_current = 0;
3126 flag_step = 0;
3127 vhi.err_int_sum = 0L;
3128 iac2_a.fund.s1 = 0;
3129 iac2_a.fund.s2 = 0;
3130 iac2_b.fund.s1 = 0;
3131 iac2_b.fund.s2 = 0;
3132 id_total_targ_fixed = 0;
3133 iq_total_targ_fixed = 0;
3134
3135 if ( (op_mode_vsi == VSI_CV)
3136 || (op_mode_vsi == VSI_CI) )
3137 {
3138 vhi.targ_adc = adc.vhi.filt;
3139 //& st_vsi_start -> st_vsi_ramp_vhi
3140 NEXT_STATE(vsi_state,st_vsi_ramp_cl);
3141 }
3142 else if (op_mode_vsi == VSI_OL)
3143 {
3144 //& st_vsi_start -> st_vsi_ramp_ol
3145 NEXT_STATE(vsi_state,st_vsi_ramp_ol);
3146 }
3147
3148 // Can turn on outputs
3149 vsi_en_outputs = 1;
3150
3151 }
3152 else
3153 {
3154 //& st_vsi_ramp_ol -> st_vsi_vin_uv
3155 NEXT_STATE(vsi_state,st_vsi_vin_uv);
3156 return;
3157 }
3158 } /* end st_vsi_start */
3159
3160
3161 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
3162 /**
3163
3164 This function starts the VSI switching and ramps the target AC current up
3165 to the reference AC current. This ramp rate is determined by the step size
3166 STEP_IAC and the calling frequency of this state machine which is assumed to
3167 be 1msec.
3168
3169 If a fault is detected the next state is the fault state. If the VSI is
3170 stopped or there is a low of synchronisation then the next state is the Vin
3171 under voltage state. Otherwise, once the target reaches the reference, the
3172 next state is the run state.
3173
3174 \author A.McIver
3175 \par History:
3176 \li 28/09/05 AM - initial creation
3177 \li 18/11/05 AM - sped up ramp
3178 */
3179 void st_vsi_ramp_ol(void)
3180 {
3181 if (IS_FIRST_STATE(vsi_state))
3182 {
3183 DONE_FIRST_STATE(vsi_state);
3184 puts_COM0("u");
3185 }
3186
3187 // check for faults
3188 if ((main_fault_get_reported()&FAULT_FATAL) != 0)
3189 {
3190 //& st_vsi_ramp_ol -> st_vsi_fault [style=dotted]
3191 NEXT_STATE(vsi_state,st_vsi_fault);
3192 return;
3193 }
3194 // check for stop signal or loss of ZX sync
3195 if ( (is_vsi_switching == 0)
3196 || (in_sync == 0) )
3197 {
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3198 //& st_vsi_ramp_ol -> st_vsi_vin_uv
3199 NEXT_STATE(vsi_state,st_vsi_vin_uv);
3200 return;
3201 }
3202 // check for target reached
3203 else
3204 {
3205 /* This section should ramp modulation depth */
3206 //& st_vsi_ramp_ol -> st_vsi_run
3207 NEXT_STATE(vsi_state,st_vsi_run);
3208
3209 }
3210 } /* end st_vsi_ramp_ol */
3211
3212
3213 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
3214 /**
3215 This function ramps the target output voltage from the initial bus voltage up
3216 to the reference bus voltage in voltage control mode.
3217
3218 This ramp rate is determined by the step size STEP_VHI and the calling
3219 frequency of this state machine which is assumed to be 1msec.
3220
3221 If a fault is detected the next state is the fault state. If the VSI is
3222 stopped or there is a low of synchronisation then the next state is the Vin
3223 under voltage state. Otherwise, once the target reaches the reference, the
3224 next state is the run state.
3225
3226 \author A.McIver
3227 \par History:
3228 \li 15/02/10 AM - initial creation
3229 */
3230 void st_vsi_ramp_cl(void)
3231 {
3232 if (IS_FIRST_STATE(vsi_state))
3233 {
3234 DONE_FIRST_STATE(vsi_state);
3235
3236 puts_COM0("cl");
3237 }
3238
3239 // check for faults
3240 if ((main_fault_get_reported()&FAULT_FATAL) != 0)
3241 {
3242 //& st_vsi_ramp_vhi -> st_vsi_fault [style=dotted]
3243 NEXT_STATE(vsi_state,st_vsi_fault);
3244 return;
3245 }
3246 // check for stop signal or loss of ZX sync
3247 if ( (is_vsi_switching == 0)
3248 || (in_sync == 0) )
3249 {
3250 //& st_vsi_ramp_vhi -> st_vsi_vin_uv
3251 NEXT_STATE(vsi_state,st_vsi_vin_uv);
3252 return;
3253 }
3254 // check for target reached
3255 if (op_mode_vsi == VSI_CV)
3256 {
3257 if ( (vhi.targ_adc > vhi.ref_adc - STEP_VHI_ADC)
3258 && (vhi.targ_adc < vhi.ref_adc + STEP_VHI_ADC) )
3259 {
3260 vhi.targ_adc = vhi.ref_adc;
3261 //& st_vsi_ramp_vhi -> st_vsi_run
3262 NEXT_STATE(vsi_state,st_vsi_run);
3263 }
3264 // ramp reference towards target
3265 else if (vhi.targ_adc < vhi.ref_adc)
3266 {
3267 vhi.targ_adc += STEP_VHI_ADC;
3268 }
3269 else // vhi.targ_adc > vhi.ref_adc
3270 {
3271 vhi.targ_adc -= STEP_VHI_ADC;
3272 }
3273 }
3274
3275 // don’t bother ramping currents
3276 if (op_mode_vsi == VSI_CI)
3277 {
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3278 id_targ_adc = id_ref_adc;
3279 iq_targ_adc = iq_ref_adc;
3280 NEXT_STATE(vsi_state,st_vsi_run);
3281 }
3282 } /* end st_vsi_ramp_vcl */
3283
3284
3285 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
3286 /**
3287 In this state, the VSI is running and following the reference. If the VSI is
3288 stopped or the DC bus volts drop too low then the next state is the stop
3289 state. If a fault is detected the next state is the fault state.
3290
3291 \author A.McIver
3292 \par History:
3293 \li 28/09/05 AM - initial creation
3294 \li 11/11/09 AM - added test for ramp up after Iac O/C event
3295 \li 22/12/09 AM - removed Iac O/C event restart
3296 */
3297 //& st_rect_run [peripheries=2]
3298 void st_vsi_run(void)
3299 {
3300 if (IS_FIRST_STATE(vsi_state))
3301 {
3302 DONE_FIRST_STATE(vsi_state);
3303 puts_COM0("r ");
3304 }
3305
3306 // check for faults
3307 if ((main_fault_get_reported()&FAULT_FATAL) != 0)
3308 {
3309 //& st_vsi_run -> st_vsi_fault [style=dotted]
3310 NEXT_STATE(vsi_state,st_vsi_fault);
3311 return;
3312 }
3313 // check for stop signal or loss of ZX sync
3314 if ( (is_vsi_switching == 0)
3315 || (in_sync == 0) )
3316 {
3317 //& st_vsi_run -> st_vsi_vin_uv
3318
3319 NEXT_STATE(vsi_state,st_vsi_vin_uv);
3320 return;
3321 }
3322
3323 // Pass references to interrupt as targets
3324 if (op_mode_vsi == VSI_CV)
3325 {
3326 vhi.targ_adc = vhi.ref_adc;
3327 iq_targ_adc = iq_ref_adc;
3328 iq_step_targ_adc = iq_step_ref_adc;
3329 }
3330 else if (op_mode_vsi == VSI_CI)
3331 {
3332 id_targ_adc = id_ref_adc;
3333 iq_targ_adc = iq_ref_adc;
3334 id_step_targ_adc = id_step_ref_adc;
3335 iq_step_targ_adc = iq_step_ref_adc;
3336 }
3337 } /* end st_vsi_run */
3338
3339
3340 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
3341 /**
3342 This state is entered when a fault condition has been detected. It is not left
3343 until all the faults have been cleared by the background fault handling
3344 system.
3345
3346 \author A.McIver
3347 \par History:
3348 \li 03/11/05 AM - initial creation
3349 */
3350 void st_vsi_fault(void)
3351 {
3352 if (IS_FIRST_STATE(vsi_state))
3353 {
3354 DONE_FIRST_STATE(vsi_state);
3355 VSI_FAST_STOP(); // turn off outputs
3356 MAIN_CONTACTOR_OFF();
3357 SOFT_CHARGE_RELAY_OFF(); // disconnect from supply
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3358 puts_COM0("f");
3359 }
3360
3361 if ((main_fault_get_reported()&FAULT_FATAL) == 0)
3362 {
3363 //& st_vsi_fault -> st_vsi_vin_uv
3364 NEXT_STATE(vsi_state,st_vsi_vin_uv);
3365 }
3366 } /* end st_vsi_fault */
3367
3368
3369
3370
3371 /* ============================================================================
3372 __Local_Functions()
3373 ============================================================================ */
3374
3375 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
3376 /**
3377 This function checks for slow faults caused by inputs and outputs exceeding
3378 thresholds.
3379
3380 For the fuse failure faults: When one of the phases is lost, two of the line
3381 to line voltages collapse. An overly large difference between the maximum and
3382 minimum line to line voltages causes a fuse failure fault. The maximum line to
3383 line voltage is the two good phases while the other one is the bad phase.
3384
3385 Wiring on the Board is
3386 #- VA to the neutral input,
3387 #- VB to the A input and
3388 #- VC to the B input.
3389
3390 \author A.McIver
3391 \par History:
3392 \li 01/05/08 AM - initial creation
3393 \li 02/05/08 AM - added Iout trip
3394 \li 06/05/10 AM - added fuse failure detection
3395 */
3396 #define PH_BA 0
3397 #define PH_CA 1
3398 #define PH_BC 2
3399 #define FUSE_FAIL_COUNT_MAX 5
3400 void check_voltage_limits(void)
3401 {
3402 double
3403 vac_min,
3404 vac_max,
3405 mid_ratio;
3406 Uint16
3407 max_phase = PH_BA;
3408 static Uint16
3409 fuse_fail_count = 0;
3410
3411 // check for input voltage within limits
3412 if ( (adc.vac_ac.real > TRIP_VAC_MAX)
3413 || (adc.vac_bc.real > TRIP_VAC_MAX) )
3414 {
3415 VSI_FAST_STOP();
3416 main_fault_set(FAULT_SW_OVIN);
3417 }
3418 if ( (adc.vac_ac.real < TRIP_VAC_MIN)
3419 || (adc.vac_bc.real < TRIP_VAC_MIN) )
3420 {
3421 VSI_FAST_STOP();
3422 main_fault_set(FAULT_SW_UVIN);
3423 }
3424 // check for loss of input phase
3425 vac_min = adc.vac_ac.real;
3426 if (adc.vac_bc.real < vac_min)
3427 vac_min = adc.vac_bc.real;
3428
3429 vac_max = adc.vac_ac.real;
3430 max_phase = PH_CA;
3431 if (adc.vac_bc.real > vac_max)
3432 {
3433 vac_max = adc.vac_bc.real;
3434 max_phase = PH_BC;
3435 }
3436
3437 if ( (vac_max > AC_DIFF_MIN)
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3438 && (vac_min < AC_DIFF_LIM*vac_max) )
3439 {
3440 if (fuse_fail_count < FUSE_FAIL_COUNT_MAX)
3441 {
3442 fuse_fail_count++;
3443 }
3444 else
3445 {
3446 VSI_FAST_STOP();
3447 GrabRun();
3448 switch (max_phase)
3449 {
3450 case PH_BA:
3451 main_fault_set(FAULT_C_PH_FUSE);
3452 break;
3453 case PH_CA:
3454 main_fault_set(FAULT_B_PH_FUSE);
3455 break;
3456 case PH_BC:
3457 main_fault_set(FAULT_A_PH_FUSE);
3458 break;
3459 }
3460 }
3461 }
3462 else if (fuse_fail_count > 0)
3463 {
3464 fuse_fail_count--;
3465 }
3466 if (adc.vhi.real > 50.0)
3467 {
3468 mid_ratio = adc.vhi_mid.real / adc.vhi.real;
3469 if ( (mid_ratio < 0.3) || (mid_ratio > 0.7) )
3470 {
3471 main_fault_set(FAULT_VDC_BUS);
3472 }
3473 }
3474 } /* end check_voltage_limits */
3475
3476
3477 /* ============================================================================
3478 __Initialisation_Functions()
3479 ============================================================================ */
3480
3481 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
3482 /**
3483 This function initialises variables for use in the interrupt
3484 \author S.Parker
3485 \par History:
3486 \li 25/06/126 PM - initial creation
3487 */
3488 void variable_init(void)
3489 {
3490 /* FOR 10kHz */
3491 // Initialise Resonant coefficients
3492 // Fundemental
3493 iac2_a.fund.beta0 = 2209;
3494 iac2_a.fund.beta1 = 141267;
3495 iac2_a.fund.beta2 = -6221;
3496 iac2_a.fund.alpha0 = 524288;
3497 iac2_a.fund.alpha1 = 4140;
3498 iac2_a.fund.alpha2 = 132465;
3499
3500 iac2_b.fund.alpha0 = iac2_a.fund.alpha0;
3501 iac2_b.fund.alpha1 = iac2_a.fund.alpha1;
3502 iac2_b.fund.alpha2 = iac2_a.fund.alpha2;
3503 iac2_b.fund.beta0 = iac2_a.fund.beta0;
3504 iac2_b.fund.beta1 = iac2_a.fund.beta1;
3505 iac2_b.fund.beta2 = iac2_a.fund.beta2;
3506
3507 // 5th
3508 iac2_a.fif.beta0 = 411;//2053;
3509 iac2_a.fif.beta1 = 25899;//129493;
3510 iac2_a.fif.beta2 = -24401;//-122005;
3511 iac2_a.fif.alpha0 = 524288;
3512 iac2_a.fif.alpha1 = 103437;
3513 iac2_a.fif.alpha2 = 3309988;
3514
3515 iac2_b.fif.alpha0 = iac2_a.fif.alpha0;
3516 iac2_b.fif.alpha1 = iac2_a.fif.alpha1;
3517 iac2_b.fif.alpha2 = iac2_a.fif.alpha2;
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3518 iac2_b.fif.beta0 = iac2_a.fif.beta0;
3519 iac2_b.fif.beta1 = iac2_a.fif.beta1;
3520 iac2_b.fif.beta2 = iac2_a.fif.beta2;
3521
3522 // 7th
3523 iac2_a.sev.beta0 = 291;//2039;
3524 iac2_a.sev.beta1 = 18263;//127839;
3525 iac2_a.sev.beta2 = -24389;//-170723;
3526 iac2_a.sev.alpha0 = 524288;
3527 iac2_a.sev.alpha1 = 202637;
3528 iac2_a.sev.alpha2 = 6484375;
3529
3530 iac2_b.sev.alpha0 = iac2_a.sev.alpha0;
3531 iac2_b.sev.alpha1 = iac2_a.sev.alpha1;
3532 iac2_b.sev.alpha2 = iac2_a.sev.alpha2;
3533 iac2_b.sev.beta0 = iac2_a.sev.beta0;
3534 iac2_b.sev.beta1 = iac2_a.sev.beta1;
3535 iac2_b.sev.beta2 = iac2_a.sev.beta2;
3536
3537 // 11th
3538 iac2_a.elev.beta0 = 154;//1699;
3539 iac2_a.elev.beta1 = 9246;//101709;
3540 iac2_a.elev.beta2 = -40840;//-449245;
3541 iac2_a.elev.alpha0 = 524288;
3542 iac2_a.elev.alpha1 = 499648;
3543 iac2_a.elev.alpha2 = 15988739;
3544
3545 iac2_b.elev.alpha0 = iac2_a.elev.alpha0;
3546 iac2_b.elev.alpha1 = iac2_a.elev.alpha1;
3547 iac2_b.elev.alpha2 = iac2_a.elev.alpha2;
3548 iac2_b.elev.beta0 = iac2_a.elev.beta0;
3549 iac2_b.elev.beta1 = iac2_a.elev.beta1;
3550 iac2_b.elev.beta2 = iac2_a.elev.beta2;
3551
3552 // 13th
3553 iac2_a.teen3.beta0 = 120;//1565;
3554 iac2_a.teen3.beta1 = 7101;//92312;
3555 iac2_a.teen3.beta2 = -38689;//-502957;
3556 iac2_a.teen3.alpha0 = 524288;
3557 iac2_a.teen3.alpha1 = 697167;
3558 iac2_a.teen3.alpha2 = 22309337;
3559
3560 iac2_b.teen3.alpha0 = iac2_a.teen3.alpha0;
3561 iac2_b.teen3.alpha1 = iac2_a.teen3.alpha1;
3562 iac2_b.teen3.alpha2 = iac2_a.teen3.alpha2;
3563 iac2_b.teen3.beta0 = iac2_a.teen3.beta0;
3564 iac2_b.teen3.beta1 = iac2_a.teen3.beta1;
3565 iac2_b.teen3.beta2 = iac2_a.teen3.beta2;
3566 }
3567
3568 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
3569 /**
3570 This function initialises the VSI switching and hardware interrupts. It:
3571 \li Sets the output pins on the DSP to PWM mode
3572 \li Sets up timer 1 for the PWM carrier
3573 \li Sets up timer 2 to trigger the ADC conversions
3574 \li Sets up hardware over current interrupt XINT1
3575 \li Sets up hardware over Vdc interrupt on XINT2
3576 \li Maps the interrupt vectors to the appropriate ISRs
3577 \li Enables the individual interrupts
3578 \li Starts the timers
3579 \li Enables the gate drivers
3580
3581 \author A.McIver
3582 \par History:
3583 \li 22/06/06 PM - initial creation (derived from k:startup.c)
3584 \li 23/10/08 AM - enabled deadtime at 3.2us
3585 \li 01/05/09 AM - reduced dead time to 2.56us
3586 \li 01/05/09 AM - reduced dead time to 1.92us
3587 \li 04/05/09 AM - reduced dead time to 1.49us
3588 \li 25/05/09 PM - increased dead time to 2.56us after testing failures
3589 */
3590 void pwm_init(void)
3591 {
3592 // Disable CPU interrupts
3593 DINT;
3594
3595 RESET_GATES();
3596
3597 EvaRegs.GPTCONA.all = 0x0000;
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3598 EvaRegs.EVAIMRA.all = 0x0000;
3599 EvaRegs.EVAIFRA.all = BIT0;
3600 EvaRegs.COMCONA.all = 0x0000;
3601 EvaRegs.ACTRA.all = 0x0000;
3602
3603 EvbRegs.GPTCONB.all = 0x0000;
3604 EvbRegs.EVBIMRA.all = 0x0000;
3605 EvbRegs.EVBIFRA.all = BIT0;
3606 EvbRegs.COMCONB.all = 0x0000;
3607 EvbRegs.ACTRB.all = 0x0000;
3608
3609 EvaRegs.T1CON.all = 0x0000;
3610 EvaRegs.T2CON.all = 0x0000;
3611 EvaRegs.T1CNT = 0x0000;
3612 EvaRegs.T2CNT = 0x0000;
3613
3614 EvbRegs.T3CON.all = 0x0000;
3615 EvbRegs.T4CON.all = 0x0000;
3616 EvbRegs.T3CNT = 0x0000;
3617 EvbRegs.T4CNT = 0x0000;
3618
3619 EvaRegs.CAPCONA.all = 0x0000;
3620 EvaRegs.CAPFIFOA.all = 0x0000;
3621
3622 EALLOW;
3623 // set up VSI outputs
3624 GpioMuxRegs.GPAMUX.bit.PWM1_GPIOA0 = 1; // enable PWM1 pin - Phase A
3625 GpioMuxRegs.GPAMUX.bit.PWM2_GPIOA1 = 1; // enable PWM2 pin - Phase A
3626 GpioMuxRegs.GPAMUX.bit.CAP1Q1_GPIOA8 = 1; // enable CAP1 pin
3627 GpioMuxRegs.GPDQUAL.bit.QUALPRD = 6; // 500ns qualification period
3628 GpioMuxRegs.GPBMUX.bit.PWM7_GPIOB0 = 1; // enable PWM7 pin - Phase C
3629 GpioMuxRegs.GPBMUX.bit.PWM8_GPIOB1 = 1; // enable PWM8 pin - Phase C
3630 GpioMuxRegs.GPBMUX.bit.PWM9_GPIOB2 = 1; // enable PWM9 pin
3631 GpioMuxRegs.GPBMUX.bit.PWM10_GPIOB3 = 1; // enable PWM10 pin
3632 EDIS;
3633
3634 // Timer 1 produces the PWM carrier for phase C
3635 EvaRegs.T1PR = PERIOD;
3636 // Timer 2 produces the ADC trigger
3637 EvaRegs.T2PR = PERIOD - 1;
3638 // Timer 3 produces the PWM carrier for phase A+B
3639 EvbRegs.T3PR = PERIOD;
3640
3641 // Reset CMPRx
3642 EvaRegs.CMPR1 = PERIOD_2; // 50% duty cycle for VSI
3643 EvbRegs.CMPR4 = PERIOD_2;
3644 EvbRegs.CMPR5 = PERIOD_2;
3645
3646 /* DBT DBTPS time
3647 9 2 0.24
3648 9 3 0.48
3649 9 4 0.96
3650 7 5 1.49
3651 9 5 1.92 <- used for Stewart’s NY 5kVA
3652 12 3 0.64
3653 12 5 2.56
3654 15 5 3.2
3655 deadtime = 2^DBTPS * DBT / clock freq (150M)
3656 */
3657 // Deadband Phase C
3658 EvaRegs.DBTCONA.bit.DBT = 9;
3659 EvaRegs.DBTCONA.bit.DBTPS = 4;
3660 EvaRegs.DBTCONA.bit.EDBT1 = 1;
3661
3662 // Deadband Phase A and B
3663 EvbRegs.DBTCONB.bit.DBT = 9;
3664 EvbRegs.DBTCONB.bit.DBTPS = 4;
3665 EvbRegs.DBTCONB.bit.EDBT1 = 1;
3666 EvbRegs.DBTCONB.bit.EDBT2 = 1;
3667
3668
3669 // Setup and load GPTCONA
3670 EvaRegs.GPTCONA.bit.T2TOADC = 1; // underflow int flag starts ADC
3671 EvaRegs.GPTCONA.bit.TCMPOE = 1; // Timer 1&2 compare output enable
3672
3673 // Setup and load COMCONA
3674 EvaRegs.COMCONA.bit.ACTRLD = 2; // reload ACTR on immediately
3675 EvaRegs.COMCONA.bit.SVENABLE = 0; // disable space vector PWM
3676 EvaRegs.COMCONA.bit.CLD = 1; // reload on underflow or period match
3677 EvaRegs.COMCONA.bit.FCOMPOE = 1; // full compare enable
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3678 EvaRegs.COMCONA.bit.CENABLE = 1; // enable compare operation
3679
3680 // Setup and load COMCONB
3681 EvbRegs.COMCONB.bit.ACTRLD = 2; // reload ACTR immediately
3682 EvbRegs.COMCONB.bit.SVENABLE = 0; // disable space vector PWM
3683 EvbRegs.COMCONB.bit.CLD = 1; // reload on underflow or period match
3684 EvbRegs.COMCONB.bit.FCOMPOE = 1; // full compare enable
3685 EvbRegs.COMCONB.bit.CENABLE = 1; // enable compare operation
3686
3687 // Capture 1 gets Timer 2 on rising edge
3688 EvaRegs.CAPCONA.bit.CAPRES = 1; // Release from reset
3689 EvaRegs.CAPCONA.bit.CAP1EDGE = 1; // Rising edge on capture 1
3690 EvaRegs.CAPCONA.bit.CAP12EN = 1; // Enable captures 1 and 2
3691 EvaRegs.CAPCONA.bit.CAP12TSEL = 0; // Based on Timer 2
3692
3693 EvaRegs.EVAIMRA.all = 0; // disable all interrupts
3694 EvaRegs.EVAIMRA.bit.PDPINTA = 1; // enable interrupt on pdpinta
3695 EvaRegs.EVAIFRA.bit.PDPINTA = 1; // clear interrupt flag
3696
3697 // Configure XINT1 for rising edge triggered interrupt (over current)
3698 XIntruptRegs.XINT1CR.bit.POLARITY = 1;
3699 XIntruptRegs.XINT1CR.bit.ENABLE = 1;
3700
3701 // Configure XINT2 for rising edge triggered interrupt (Vdc over voltage)
3702 XIntruptRegs.XINT2CR.bit.POLARITY = 1;
3703 XIntruptRegs.XINT2CR.bit.ENABLE = 1;
3704
3705 // Map interrupt vectors to ISR functions
3706 EALLOW;
3707 PieVectTable.PDPINTA = &isr_pdpint;
3708 PieVectTable.ADCINT = &isr_pwm;
3709 PieVectTable.XINT1 = &isr_over_current;
3710 PieVectTable.XINT2 = &isr_over_voltage;
3711 EDIS;
3712
3713 // Enable PDPINTA in PIE: Group 1 interrupt 1
3714 PieCtrlRegs.PIEIER1.bit.INTx1 = 1;
3715 // Enable XINT1 in PIE: Group 1 interrupt 4
3716 PieCtrlRegs.PIEIER1.bit.INTx4 = 1;
3717 // Enable XINT2 in PIE: Group 1 interrupt 5
3718 PieCtrlRegs.PIEIER1.bit.INTx5 = 1;
3719 // Enable ADC interrupt in PIE: Group 1 interrupt 6
3720 PieCtrlRegs.PIEIER1.bit.INTx6 = 1;
3721
3722 IER |= M_INT1; // Enable CPU Interrupts 1 (for int2 add |M_INT2)
3723
3724 EINT;
3725
3726 AdcRegs.ADCST.bit.INT_SEQ1_CLR = 1; // clear interrupt flag
3727 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; // Acknowledge interrupt to PIE
3728
3729 /* Setup and load T3CON to start operation */
3730 EvbRegs.T3CON.bit.TMODE = 1; // continous up/down count mode
3731 EvbRegs.T3CON.bit.TPS = 0; // input clock prescaler
3732 EvbRegs.T3CON.bit.TECMPR = 1; // enable time compare
3733 EvbRegs.T3CNT = 0x0001; // preload to sync with timer 1
3734
3735 /* Setup and load T2CON to start with timer 1 */
3736 EvaRegs.T2CON.bit.TMODE = 2; // continuous up count mode
3737 EvaRegs.T2CON.bit.TPS = 0; // input clock prescaler
3738 EvaRegs.T2CON.bit.T2SWT1 = 1; // enable timer from timer 1 enable
3739
3740 /* Setup and load T1CON to start operation */
3741 EvaRegs.T1CON.bit.TMODE = 1; // continuous up/down count mode
3742 EvaRegs.T1CON.bit.TPS = 0; // input clock prescaler
3743 EvaRegs.T1CON.bit.TECMPR = 1; // enable time compare
3744 EvaRegs.T1CON.bit.TENABLE = 1; // enable timer
3745
3746 // enable timer 3 as close as possible to timer 1
3747 EvbRegs.T3CON.bit.TENABLE = 1; // enable timer3
3748
3749 ENABLE_GATES();
3750
3751 } /* end pwm_init */
3752
3753
3754 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
3755 /**
3756 This functions initialises the ADC unit to:
3757 \li Trigger a conversion sequence from timer 2 underflow
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3758 \li Convert the appropriate ADC channels
3759
3760 Result registers as follows:
3761 - E13 VSI Board Structure
3762 \li ADCRESULT0 = ADCINA0 iac2_a
3763 \li ADCRESULT1 = ADCINB0 vhi2 (VDC3)
3764 \li ADCRESULT2 = ADCINA1 iac2_b
3765 \li ADCRESULT3 = ADCINB1 vac_bc
3766 \li ADCRESULT4 = ADCINA2 iac1_c
3767 \li ADCRESULT5 = ADCINB2 vac_ac
3768 \li ADCRESULT6 = ADCINA3 iac1_a
3769 \li ADCRESULT7 = ADCINB3 vhi_mid (VDC2)
3770 \li ADCRESULT8 = ADCINA4 iac1_b
3771 \li ADCRESULT9 = ADCINB4 vhi (VDC1)
3772 \li ADCRESULT10 = ADCINA5 unused
3773 \li ADCRESULT11 = ADCINB5 unused
3774 \li ADCRESULT12 = ADCINA6 yHA
3775 \li ADCRESULT13 = ADCINB6 yHB
3776 \li ADCRESULT14 = ADCINA7 yLA
3777 \li ADCRESULT15 = ADCINB7 yLB
3778
3779
3780 \author A.McIver
3781 \par History:
3782 \li 22/06/05 AM - initial creation (derived from k:startup.c)
3783 \li 22/06/06 PM - modified for multiple sampling of channels
3784 \li 02/02/10 PM - No modification required for 30kW V2 battery charger
3785 \li 17/03/11 PM - Modified to suit the 5kW Active Rectifier
3786 \li 12/12/11 DS - Corrected for 5kW Active Rectifier
3787 */
3788 void adc_init(void)
3789 {
3790 AdcRegs.ADCMAXCONV.all = 0x0007; // Setup 8 conv’s on SEQ1, SEQ2
3791 AdcRegs.ADCCHSELSEQ1.bit.CONV00 = 0x0; // Setup ADCINA/B0 as 1st conv.
3792 AdcRegs.ADCCHSELSEQ1.bit.CONV01 = 0x1; // Setup ADCINA/B1 as 2nd conv.
3793 AdcRegs.ADCCHSELSEQ1.bit.CONV02 = 0x2; // Setup ADCINA/B2 as 3rd conv.
3794 AdcRegs.ADCCHSELSEQ1.bit.CONV03 = 0x3; // Setup ADCINA/B3 as 4th conv.
3795 AdcRegs.ADCCHSELSEQ2.bit.CONV04 = 0x4; // Setup ADCINA/B4 as 5th conv.
3796 AdcRegs.ADCCHSELSEQ2.bit.CONV05 = 0x5; // Setup ADCINA/B5 as 6th conv.
3797 AdcRegs.ADCCHSELSEQ2.bit.CONV06 = 0x6; // Setup ADCINA/B6 as 7th conv.
3798 AdcRegs.ADCCHSELSEQ2.bit.CONV07 = 0x7; // Setup ADCINA/B7 as 8th conv.
3799 AdcRegs.ADCTRL1.bit.ACQ_PS = 1; // lengthen acq window size
3800 AdcRegs.ADCTRL1.bit.SEQ_CASC = 1; // cascaded sequencer mode
3801 AdcRegs.ADCTRL2.bit.EVA_SOC_SEQ1 = 1; // EV manager start
3802 AdcRegs.ADCTRL2.bit.INT_ENA_SEQ1 = 1; // enable interrupt
3803 AdcRegs.ADCTRL2.bit.INT_MOD_SEQ1 = 0; // int at end of every SEQ1
3804 AdcRegs.ADCTRL3.bit.SMODE_SEL = 1; // simultaneous sampling mode
3805 AdcRegs.ADCTRL3.bit.ADCCLKPS = 0x04; // ADCLK = HSPCLK/8 (9.375MHz)
3806 } /* end adc_init */
3807
3808
3809 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
3810 /**
3811
3812 See spra989a.pdf for calibration details
3813
3814 \author A.McIver
3815 \par History:
3816 \li 07/10/05 AM - initial creation
3817 */
3818 void adc_calibrate(void)
3819 {
3820 // char
3821 // str[60];
3822 double
3823 yHA = 0.0,
3824 yLA,
3825 yHB,
3826 yLB;
3827
3828 yHA = (double)adc.yHA.dc_sum_bak/(double)ADC_COUNT_CAL;
3829 yLA = (double)adc.yLA.dc_sum_bak/(double)ADC_COUNT_CAL;
3830 yHB = (double)adc.yHB.dc_sum_bak/(double)ADC_COUNT_CAL;
3831 yLB = (double)adc.yLB.dc_sum_bak/(double)ADC_COUNT_CAL;
3832
3833 cal_gain_A = (xH - xL)/(yHA - yLA);
3834 cal_offset_a = yLA * cal_gain_A - xL;
3835
3836 cal_gain_B = (xH - xL)/(yHB - yLB);
3837 cal_offset_b = yLB * cal_gain_B - xL;
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3838
3839 // sanity check on gains
3840 if ( ( (cal_gain_A > 0.95) && (cal_gain_A < 1.05) )
3841 && ( (cal_gain_B > 0.95) && (cal_gain_B < 1.05) )
3842 && ( (cal_offset_a > -80.0) && (cal_offset_a < 80.0) )
3843 && ( (cal_offset_b > -80.0) && (cal_offset_b < 80.0) ) )
3844 {
3845 cal_gainA = (int16)(cal_gain_A*(double)(1<<14));
3846 cal_gainB = (int16)(cal_gain_B*(double)(1<<14));
3847 cal_offsetA = (int16)cal_offset_a;
3848 cal_offsetB = (int16)cal_offset_b;
3849 }
3850 // sprintf(str,"cal:gA=%.3f,oA=%5.1f, gB=%.3f,oB=%5.1f\n",cal_gain_A,
3851 // cal_offset_a,cal_gain_B,cal_offset_b);
3852 // puts_COM0(str);
3853 } /* end adc_calibrate */
3854
3855
3856 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
3857 /**
3858 This function is called every ~20ms to perform the RMS calculations and scale
3859 the analog quantities to Amps for use in the background.
3860
3861 While the calibration is not complete, the dc offset in the AC current is
3862 passed through a decaying average filter. This is converted to an offset in
3863 ADC count to be applied to the current measurement in the Iac PI loop
3864 calculations.
3865
3866 \author A.McIver
3867 \par History:
3868 \li 11/01/07 AM - initial creation
3869 \li 15/02/10 AM - added calibration for Iac dc offsets
3870 */
3871 #define IAC_DC_AVG 0.4
3872 void adc_scale_rms(void)
3873 {
3874 static double
3875 iac2_a_dc = 0.0, ///< iac2_a DC offset in ADC counts
3876 iac2_b_dc = 0.0, ///< iac2_b DC offset in ADC counts
3877 iac1_a_dc = 0.0, ///< iac1_a DC offset in ADC counts
3878 iac1_b_dc = 0.0, ///< iac1_b DC offset in ADC counts
3879 iac1_c_dc = 0.0; ///< iac1_b DC offset in ADC counts
3880 static Uint16
3881 cal_counter = 0;
3882 double
3883 val,
3884 ia2_dc,
3885 ib2_dc,
3886 ia1_dc,
3887 ib1_dc,
3888 ic1_dc,
3889 vac_adc,
3890 vbc_adc;
3891
3892 // calculate Iac RMS quantity
3893 ia2_dc = (double)adc.iac2_a.dc_sum_bak/(double)adc.count_rms_bak;
3894 val = (double)adc.iac2_a.rms_sum_bak*(double)(1<<ADC_RMS_PS)
3895 / (double)adc.count_rms_bak - ia2_dc*ia2_dc;
3896 if (val < 0.0)
3897 val = 0.0;
3898 adc.iac2_a.real = ADC_IPH_SC * sqrt(val);
3899
3900 ib2_dc = (double)adc.iac2_b.dc_sum_bak/(double)adc.count_rms_bak;
3901 val = (double)adc.iac2_b.rms_sum_bak*(double)(1<<ADC_RMS_PS)
3902 / (double)adc.count_rms_bak - ib2_dc*ib2_dc;
3903 if (val < 0.0)
3904 val = 0.0;
3905 adc.iac2_b.real = ADC_IPH_SC * sqrt(val);
3906
3907 // calculate Iac RMS quantity
3908 ia1_dc = (double)adc.iac1_a.dc_sum_bak/(double)adc.count_rms_bak;
3909 val = (double)adc.iac1_a.rms_sum_bak*(double)(1<<ADC_RMS_PS)
3910 / (double)adc.count_rms_bak - ia1_dc*ia1_dc;
3911 if (val < 0.0)
3912 val = 0.0;
3913 adc.iac1_a.real = ADC_IPH_SC * sqrt(val);
3914
3915 ib1_dc = (double)adc.iac1_b.dc_sum_bak/(double)adc.count_rms_bak;
3916 val = (double)adc.iac1_b.rms_sum_bak*(double)(1<<ADC_RMS_PS)
3917 / (double)adc.count_rms_bak - ib1_dc*ib1_dc;
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3918 if (val < 0.0)
3919 val = 0.0;
3920 adc.iac1_b.real = ADC_IPH_SC * sqrt(val);
3921
3922 ic1_dc = (double)adc.iac1_c.dc_sum_bak/(double)adc.count_rms_bak;
3923 val = (double)adc.iac1_c.rms_sum_bak*(double)(1<<ADC_RMS_PS)
3924 / (double)adc.count_rms_bak - ic1_dc*ic1_dc;
3925 if (val < 0.0)
3926 val = 0.0;
3927 adc.iac1_c.real = ADC_IPH_SC * sqrt(val);
3928
3929 // calculate Vac RMS quantity
3930 val = (double)adc.vac_ac.dc_sum_bak/(double)adc.count_rms_bak;
3931 val = (double)adc.vac_ac.rms_sum_bak*(double)(1<<ADC_RMS_PS)
3932 / (double)adc.count_rms_bak - val*val;
3933 if (val < 0.0)
3934 val = 0.0;
3935 vac_adc = sqrt(val);
3936 adc.vac_ac.real = ADC_VAC_SC * vac_adc;
3937
3938 val = (double)adc.vac_bc.dc_sum_bak/(double)adc.count_rms_bak;
3939 val = (double)adc.vac_bc.rms_sum_bak*(double)(1<<ADC_RMS_PS)
3940 / (double)adc.count_rms_bak - val*val;
3941 if (val < 0.0) val = 0.0;
3942 vbc_adc = sqrt(val);
3943 adc.vac_bc.real = ADC_VAC_SC * vbc_adc;
3944
3945 val = (double)adc.vac_ab.dc_sum_bak/(double)adc.count_rms_bak;
3946 val = (double)adc.vac_ab.rms_sum_bak*(double)(1<<ADC_RMS_PS)
3947 / (double)adc.count_rms_bak - val*val;
3948 if (val < 0.0)
3949 val = 0.0;
3950 adc.vac_ab.real = ADC_VAC_SC * sqrt(val);
3951
3952 // calculate real power quantity by averaging sum
3953 val = (double)(1<<ADC_RMS_PS) * (double)adc.p_total.rms_sum_bak
3954 / (double)adc.count_rms_bak;
3955 adc.p_total.real = ADC_VAC_SC * ADC_IPH_SC * val;
3956
3957 // calculate reactive power quantity by averaging sum
3958 val = (double)(1<<ADC_RMS_PS) * (double)adc.q_total.rms_sum_bak
3959 / (double)adc.count_rms_bak;
3960 adc.q_total.real = (ADC_VAC_SC * ADC_IPH_SC * val)/__SQRT3;
3961
3962 // apparent power - May need to put in a sign change for the vac_ac calculation
3963 adc.p_va = adc.vac_ac.real * adc.iac2_a.real
3964 + adc.vac_bc.real * adc.iac2_b.real;
3965 if (adc.p_va < 0.0)
3966 adc.p_va = -adc.p_va;
3967
3968 if (cal_mode == CAL_INIT)
3969 {
3970 adc.iac2_a_dc = 0;
3971 adc.iac2_b_dc = 0;
3972 adc.iac1_a_dc = 0;
3973 adc.iac1_b_dc = 0;
3974 adc.iac1_c_dc = 0;
3975
3976 iac2_a_dc = 0.0;
3977 iac2_b_dc = 0.0;
3978 iac1_a_dc = 0.0;
3979 iac1_b_dc = 0.0;
3980 iac1_c_dc = 0.0;
3981
3982 cal_counter = 0;
3983 cal_mode = CAL_AVG;
3984 }
3985 else if (cal_mode == CAL_AVG)
3986 {
3987 iac2_a_dc = (1.0-IAC_DC_AVG)*iac2_a_dc + IAC_DC_AVG*ia2_dc;
3988 iac2_b_dc = (1.0-IAC_DC_AVG)*iac2_b_dc + IAC_DC_AVG*ib2_dc;
3989 iac1_a_dc = (1.0-IAC_DC_AVG)*iac1_a_dc + IAC_DC_AVG*ia1_dc;
3990 iac1_b_dc = (1.0-IAC_DC_AVG)*iac1_b_dc + IAC_DC_AVG*ib1_dc;
3991 iac1_c_dc = (1.0-IAC_DC_AVG)*iac1_c_dc + IAC_DC_AVG*ic1_dc;
3992
3993 cal_counter++;
3994 if (cal_counter >= 150)
3995 {
3996 adc.iac2_a_dc = (int16)(iac2_a_dc + 0.5);
3997 adc.iac2_b_dc = (int16)(iac2_b_dc + 0.5);
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3998 adc.iac1_a_dc = (int16)(iac1_a_dc + 0.5);
3999 adc.iac1_b_dc = (int16)(iac1_b_dc + 0.5);
4000 adc.iac1_c_dc = (int16)(iac1_c_dc + 0.5);
4001 cal_mode = CAL_DONE;
4002 }
4003 }
4004 } /* end adc_scale_rms */
4005
4006
4007 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
4008 /**
4009 This function is called every 200ms to perform the RMS calculations on the
4010 input AC voltage signals and average the DC signals. The analog quantities are
4011 scaled to Volts and Amps for use in the background.
4012
4013 \author A.McIver
4014 \par History:
4015 \li 14/04/08 AM - initial creation
4016 */
4017 void adc_scale_slow(void)
4018 {
4019
4020 // calculate filtered DC values
4021 adc.vhi.real = ADC_VDC_SC * (double)adc.vhi.dc_sum_bak
4022 / (double)COUNT_DC_IN;
4023 adc.vhi_mid.real = ADC_VDC_SC * (double)adc.vhi_mid.dc_sum_bak
4024 / (double)COUNT_DC_IN;
4025
4026 } /* end adc_scale_slow */
4027
4028 /* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
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